

March 1990 Revised December 1998

# 74ACTQ843 Quiet Series™ 9-Bit Transparent Latch with 3-STATE Outputs

# **General Description**

The ACTQ843 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths. The ACTQ843 utilizes Fairchild FACT Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

### **Features**


- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package for easy interface with microprocessors
- Improved latch-up immunity
- Outputs source/sink 24 mA
- ACTQ843 has TTL-compatible inputs
- Functionally and pin-compatible to AMD's AM29843
- 3-STATE outputs for bus interfacing

# **Ordering Code:**


Order Number	Package Number	Package Description
74ACTQ843SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACTQ843SPC N24C 2		24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

# **Logic Symbols**



# **Connection Diagram**



# **Pin Descriptions**

Pin Names	Description					
D <sub>0</sub> -D <sub>8</sub>	Data Inputs					
D <sub>0</sub> -D <sub>8</sub> O <sub>0</sub> -O <sub>8</sub>	Data Outputs					
ŌĒ	Output Enable					
LE	Latch Enable					
CLR	Clear					
PRE	Preset					

FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation

DS010689.prf

www.fairchildsemi.com

# **Functional Description**

The ACTQ843 consists of nine D-type latches with 3-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When  $\overline{\text{OE}}$  is HIGH, the bus output is in the high impedance state.


In addition to the LE and  $\overline{\text{OE}}$  pins, the ACTQ843 has a Clear  $(\overline{\text{CLR}})$  pin and a Preset  $(\overline{\text{PRE}})$  pin. These pins are ideal for parity bus interfacing in high performance systems. When  $\overline{CLR}$  is LOW, the outputs are LOW if  $\overline{OE}$  is LOW. When  $\overline{CLR}$  is HIGH, data can be entered into the latch. When  $\overline{\text{PRE}}$  is LOW, the outputs are HIGH if  $\overline{\text{OE}}$  is LOW. Preset overrides CLR.

### **Function Table**

		Inputs			Internal	Outputs	Function
CLR	PRE	OE	LE	D	Q	0	
Н	Н	Н	Н	L	L	Z	High Z
Н	Н	Н	Н	Н	Н	Z	High Z
Н	Н	Н	L	Х	NC	Z	Latched
Н	Н	L	Н	L	L	L	Transparent
Н	Н	L	Н	Н	Н	Н	Transparent
Н	Н	L	L	Х	NC	NC	Latched
Н	L	L	Χ	Χ	Н	Н	Preset
L	Н	L	Χ	Х	L	L	Clear
L	L	L	Χ	Χ	Н	Н	Preset
L	Н	Н	L	Х	L	Z	Clear/High Z
Н	L	Н	L	Х	Н	Z	Preset/High Z

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
  Z = High Impedance
  NC = No Change

# **Logic Diagram**



www.fairchildsemi.com

**Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$ 

DC Output Diode Current (I OK)

 $\begin{aligned} \text{V}_{\text{O}} &= -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \end{aligned}$ 

DC Output Voltage ( $V_O$ ) -0.5V to  $V_{CC} + 0.5V$ 

DC Output Source

or Sink Current ( $I_O$ )  $\pm 50$  mA

DC  $V_{CC}$  or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ )  $\pm 50$  mA Storage Temperature ( $T_{STG}$ )  $-65^{\circ}$ C to  $+150^{\circ}$ C

DC Latch-Up Source

or Sink Current  $\pm$  300 mA

Junction Temperature ( $T_J$ ) PDIP 140°C

# Recommended Operating Conditions

 $V_{IN}$  from 0.8V to 2.0V  $V_{CC}$  @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT<sup>TM</sup> circuits outside databook specifications.

# **DC Electrical Characteristics**

Cumbal	Parameter	V <sub>CC</sub>	$V_{CC}$ $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Halta	0	
Symbol		(V)	Тур	Typ Guaranteed		Units	Conditions	
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0		or V <sub>CC</sub> – 0.1V	
/ <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8		or V <sub>CC</sub> – 0.1V	
/он	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu\text{A}$	
	Output Voltage	5.5	5.49	5.4	5.4	l		
				1			$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		3.86	3.76	V	I <sub>OH</sub> = 24 mA	
		5.5		4.86	4.76		I <sub>OH</sub> = 24 mA (Note 2)	
OL	Maximum LOW Level	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$	
	Output Voltage	5.5	0.001	0.1	0.1	l		
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
N	Maximum Input	5.5		± 0.1	± 1.0	μА	$V_I = V_{CC}$ , GND	
	Leakage Current	ļ !						
)Z	Maximum 3-STATE	5.5		± 0.5	± 5.0	μА	$V_I = V_{IL}, V_{IH}$	
	Leakage Current					l	$V_O = V_{CC}$ , GND	
сст	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
OLD	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>CC</sub>	Maximum Quiescent	5.5		8.0	80.0	μА	$V_{IN} = V_{CC}$	
	Supply Current						or GND	
/ <sub>OLP</sub>	Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2	
	Maximum Dynamic V <sub>OL</sub>						(Note 4)(Note 5)	
V <sub>OLV</sub>	Quiet Output	5.0	-0.6	-1.2		V	Figure 1, Figure 2	
	Minimum Dynamic V <sub>OL</sub>						(Note 4)(Note 5)	
V <sub>IHD</sub>	Minimum HIGH Level	5.0	1.9	2.0		V	(Note 4)(Note 6)	
	Dynamic Input Voltage							
V <sub>ILD</sub>	Maximum LOW Level	5.0	1.2	0.8		V	(Note 4)(Note 6)	
	Dynamic Input Voltage					I		

www.fairchildsemi.com

# DC Electrical Characteristics (Continued)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: DIP package.

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 6: Max number of data inputs (n) switching. (n – 1) inputs switching 0V to 3V. Input-under-test switching: 3V to threshold  $(V_{ILD})$ , 0V to threshold  $(V_{ILD})$ , 6V to threshold  $(V_{ILD})$ , and 1 MHz.

# **AC Electrical Characteristics**

		$V_{CC}$ $T_A = +25^{\circ}C$				T <sub>A</sub> = -40°		
Symbol	Parameter	(V)	$C_L = 50 \text{ pF}$			$C_L = 50 \text{ pF}$		Units
		(Note 7)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	5.0	2.5	6.2	9.5	2.0	10.0	ns
	D <sub>n</sub> to O <sub>n</sub>							
t <sub>PHL</sub>	Propagation Delay	5.0	2.5	6.7	9.5	2.0	10.0	ns
	D <sub>n</sub> to O <sub>n</sub>							
t <sub>PLH</sub>	Propagation Delay	5.0	2.5	7.1	9.0	2.0	10.0	ns
	LE to O <sub>n</sub>							
t <sub>PHL</sub>	Propagation Delay	5.0	2.5	6.9	9.0	2.0	10.0	ns
	LE to O <sub>n</sub>							
t <sub>PLH</sub>	Propagation Delay	5.0	2.5	7.3	10.0	2.0	11.0	ns
	PRE to O <sub>n</sub>							
t <sub>PHL</sub>	Propagation Delay	5.0	2.5	7.2	11.0	2.0	12.0	ns
	CLR to O <sub>n</sub>							
t <sub>PZH</sub>	Output Enable Time	5.0	2.5	7.2	9.5	2.0	10.5	ns
	OE to O <sub>n</sub>							
t <sub>PZL</sub>	Output Enable Time	5.0	2.5	7.5	9.5	2.0	10.5	ns
	OE to O <sub>n</sub>							
t <sub>PHZ</sub>	Output Disable Time	5.0	1.5	5.0	8.0	1.0	8.5	ns
	OE to On							
t <sub>PLZ</sub>	Output Disable Time	5.0	1.5	5.1	8.0	1.0	8.5	ns
	OE to On							
t <sub>PHL</sub>	Propagation Delay	5.0	2.5	6.7	10.0	2.0	11.0	ns
	PRE to O <sub>n</sub>							
t <sub>PLH</sub>	Propagation Delay	5.0	2.5	7.3	11.0	2.0	12.0	ns
	CLR to O <sub>n</sub>							
toslh	Output to Output Skew (Note 8)	5.0		0.5	1.5		1.5	ns
toshl	D <sub>n</sub> to O <sub>n</sub>							

Note 7: Voltage Range 5.0 is 5.0V  $\pm 0.5$ V.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design. Not tested.

# **AC Operating Requirements**

	Parameter	V <sub>CC</sub>	(V) C <sub>L</sub> = 50 pF		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol		(V)			C <sub>L</sub> = 50 pF	Units
		(Note 9)			Guaranteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW	5.0		3.0	3.0	ns
	D <sub>n</sub> to LE					
t <sub>H</sub>	Hold Time, HIGH or LOW	5.0		1.5	1.5	ns
	D <sub>n</sub> to LE					
t <sub>W</sub>	LE Pulse Width, HIGH	5.0		4.0	4.0	ns
t <sub>W</sub>	PRE Pulse Width, LOW	5.0		4.0	4.0	ns
t <sub>W</sub>	CLR Pulse Width, LOW	5.0		4.0	4.0	ns
t <sub>rec</sub>	PRE Recovery Time	5.0		2.0	2.0	ns
t <sub>rec</sub>	CLR Recovery Time	5.0		2.0	2.0	ns

Note 9: Voltage Range 5.0 is 5.0V  $\pm 0.5$ V.

# Capacitance

Symbol	Symbol Parameter		Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	52	pF	V <sub>CC</sub> = 5.0V

### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

#### Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega$ .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



FIGURE 1. Quiet Output Noise Voltage Waveforms

Note 10:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note 11: Input pulses have the following characteristics: f = 1 MHz,  $t_r = 3$  ns,  $t_f = 3$  ns, skew < 150 ps.

### V<sub>OLP</sub>/V<sub>OLV</sub> and V<sub>OHP</sub>/V <sub>OHV</sub>:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

#### V<sub>ILD</sub> and V<sub>IHD</sub>:

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level on the, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.





FIGURE 2. Simultaneous Switching Test Circuit



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.092 (2.337) (2 PLS) (31.57 - 32.26)MAX 22 21 20 19 18 17 16 15 14 13 0.032 (0.813) OPTION 2 RAD 0.260 ± 0.005 PIN NO. 1 (6.604 ± 0.127) 1 2 3 4 5 6 7 8 9 10 11 12 OPTION 2 EJECTOR PINS OPTIONAL 0.062 (1.575) 0.300 - 0.320(7.62 - 8.128) $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ 0.020 0.145 - 0.200 (0.508) (0.508) (0.683 - 5.080) 0.065 (0.229 - 0.381)(1.651) 0.125 - 0.145 0.280 0.018 ± 0.003 (3.175 - 3.556) MIN (7.112) $0.325 \, {}^{+\, 0.040}_{-\, 0.015}$ $(0.457 \pm 0.076)$ MIN $(1.905 \pm 0.381)$ 90°±4° TYP 8.255 + 1.0160.100 ± 0.010 (2.54 ± 0.254) TYP

24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300" Wide Package Number N24C

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N24C (REV F)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.