74ACT652 Transceiver/Register

FAIRCHILD

SEMICONDUCTOR

74ACT652 Transceiver/Register

General Description

The ACT652 consists of bus transceiver circuits with Dtype flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin <u>goes to</u> the HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.


Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Outputs source/sink 24 mA
- TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Package Description
74ACT652SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACT652MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT652SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Device also available i	n Tape and Reel. Specify	by appending suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram

СРАВ —	1	\bigcirc	24	-v _{cc}
SAB	2		23	CPBA
OEAB —	3		22	- SBA
A0	4		21	- OEBA
A1-	5		20	— в _о
A ₂	6		19	B ₁
A3 —	7		18	— B ₂
A 4	8		17	B ₃
A ₅ —	9		16	— B ₄
A ₆	10		15	B ₅
A7 —	11		14	— ^в 6
GND	12		13	8 ₇

Pin Descriptions

Pin Names	Description
A ₀ -A ₇ , B ₀ -B ₇	A and B Inputs/3-STATE Outputs
CPAB, CPBA	Clock Inputs
SAB, SBA	Select Inputs
OEAB, OEBA	Output Enable Inputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

© 2000 Fairchild Semiconductor Corporation DS500310

74ACT652

Function Table Inputs Inputs/Outputs (Note 1) **Operating Mode** OEAB OEBA CPAB СРВА SAB SBA A₀ thru A₇ B₀ thru B₇ н H or L H or L Х Х Input Isolation L Input L Н ~ Х Х Store A and B Data ~ Х Н ~ H or L Х Х Input Not Specified Store A, Hold B Н Н ~ ~ Х Х Input Output Store A in Both Registers Х L Х H or L Х Not Specified Hold A, Store B ~ Input L L ~ ~ Х Х Output Input Store B in Both Registers L Х Х Х L Real-Time B Data to A Bus L Output Input Х H or L Х н Store B Data to A Bus L L Н Х Output Real-Time A Data to B Bus н Х L Х Input н н H or L Х н Х Stored A Data to B Bus н н Stored A Data to B Bus and Н L H or L H or L Output Output Stored B Data to A Bus


H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

— = LOW-to-HIGH Clock Transition

Note 1: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

Logic Diagram



www.fairchildsemi.com


2

Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) controls can multiplex stored and real-time.

The examples in Figure 1 demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceivers and receivers.



74ACT652

Data on the A or B data bus, or both can be stored in the

internal D-type flip-flop by LOW to HIGH transitions at the

appropriate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in

the real time transfer mode, it is also possible to store data

without using the internal D-type flip-flops by simulta-

neously enabling OEAB and OEBA. In this configuration

each Output reinforces its Input. Thus when all other data

Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	-0.5V to V _{CC} + 0.5V
DC Output Diode Current (I _{OK})	
$V_0 = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	-0.5V to V _{CC} + 0.5V
DC Output Source	
or Sink Current (I _O)	\pm 50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	\pm 50 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
DC Latch-Up Source	
or Sink Current	± 300 mA
Junction Temperature (T _J)	
PDIP	140°C

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate $\Delta V/\Delta t$	
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	125 mV/ns

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
		(V)	Typ Guaranteed Limits		aranteed Limits	Units	Conditions	
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$	
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	L _ E0A	
	Output Voltage	5.5	5.49	5.4	5.4	v	I _{OUT} = -50 μA	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 3)	
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	L 50 A	
	Output Voltage	5.5	0.001	0.1	0.1	v	$I_{OUT} = 50 \ \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 3)	
I _{IN}	Maximum Input	5.5		± 0.1	± 1.0	μA	$V_{I} = V_{CC}$, GND	
	Leakage Current	5.5		± 0.1	± 1.0	μΛ	vi – v _{CC} , GND	
I _{OZT}	Maximum I/O	5.5		± 0.6	± 6.0	μA	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	5.5		± 0.0	1 0.0	μΑ	$V_{O} = V_{CC}, GND$	
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 4)	5.5			-75	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximum Quiescent	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND	
	Supply Current	5.5		0.0	00.0			

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

		V _{cc}		$T_A = +25^{\circ}C$		T _A = -40°	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
Symbol	Parameter	(V)	C _L = 50 pF			C _L =	C _L = 50 pF		
		(Note 5)	Min	Тур	Max	Min	Max		
f _{MAX}	Max. Clock Frequency	5.0						MHz	
t _{PLH}	Propagation Delay	5.0	2.0	7.0	9.5	2.0	10.0	ns	
t _{PHL}	Clock to Bus	5.0	2.0	7.0	5.5	2.0	10.0	115	
t _{PLH}	Propagation Delay	5.0	2.0	6.5	9.0	2.0	9.5	ns	
t _{PHL}	Bus to Bus	5.0	2.0	0.5	5.0	2.0	9.5	115	
t _{PLH}	Propagation Delay	5.0	2.5	6.5	10.0	2.5	10.5	ns	
t _{PHL}	SBA or SAB to A or B	5.0	2.5	0.5	10.0	2.0	10.5	113	
t _{PZH}	Enable Time	5.0	2.0	7.0	10.5	2.0	11.0		
t _{PZL}	OEBA to A (Note 5)	0.0	2.0	7.0	10.5	2.0	11.0	ns	
t _{PHZ}	Disable Time	5.0	1.0	5.0	8.0	1.0	8.5		
t _{PLZ}	OEBA to A (Note 5)	0.0		0.0	0.0		0.0		
t _{PZH}	Enable Time	5.0	2.0	7.0	10.5	2.0	11.0		
t _{PZL}	OEAB to B								
t _{PHZ}	Disable Time	5.0	1.0	5.0	8.0	1.0	8.5	ns	
t _{PLZ}	OEAB to B	0.0		0.0	0.0		0.0		
t _s (H)	Setup Time, HIGH or	5.0	3.0			3.0		ns	
t _s (L)	LOW, Bus to Clock	0.0	0.0			0.0		110	
t _h (H)	Hold Time, HIGH or	5.0	1.5			1.5		ns	
t _h (L)	LOW, Bus to Clock	0.0							
t _w (H)	Clock Pulse Width	5.0	4.0			4.0		ns	
t _w (L)	HIGH or LOW	5.0	4.0			4.0		113	
Capac									
Symbo			Тур	-	nits		Conditions		
C _{IN} Input Capacitance			4.5	-		/ _{CC} = 5.0V			
	C _{PD} Power Dissipation Capacitance		54	р	۶F ۱	/ _{CC} = 5.0V			

74ACT652

