

August 1999 Revised October 1999

74ACT16541 16-Bit Buffer/Line Driver with 3-STATE Outputs

General Description

The ACT16541 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is byte controlled. Each byte has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

Features


- Separate control logic for each byte
- Outputs source/sink 24 mA
- TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Package Description			
74ACT16541SSC MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300					
74ACT16541MTD	48-Lead Thin Shrink Small Outline Package (TSSOP), MO-153, 6.1mm Wide				

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Logic Symbol



Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
I ₀ –I ₁₅	Inputs
O ₀ -O ₁₅	Outputs

Connection Diagram



FACT™ is a trademark of Fairchild Semiconductor Corporation

© 1999 Fairchild Semiconductor Corporation

DS500300

www.fairchildsemi.com

Functional Description

The ACT16541 contains sixteen non-inverting buffers with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input for each byte. When \overline{OE}_n is LOW, the outputs are in 2-state mode. When $\overline{\text{OE}}_{n}$ is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Truth Tables

	Outputs		
OE ₁	OE ₂	O ₀ -O ₇	
L	L	Н	Н
Н	X	X	Z
Х	Н	X	Z
L	L	L	L


	Outputs		
ŌE ₃	ŌE ₄	I ₈ -I ₁₅	O ₈ -O ₁₅
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Х	Z
L	L	L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial Z = High Impedance

Logic Diagram



125 mV/ns

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{aligned} V_{I} &= -0.5 \text{V} & -20 \text{ mA} \\ V_{I} &= V_{CC} + 0.5 \text{V} & +20 \text{ mA} \end{aligned}$

DC Output Diode Current (I_{OK})

DC Output Voltage (V_O) -0.5V to V_{CC} + 0.5V DC Output Source/Sink Current (I_O) ± 50 mA

DC V_{CC} or Ground Current

per Output Pin $\pm 50 \text{ mA}$ Storage Temperature -65°C to $+150^{\circ}\text{C}$

Recommended Operating Conditions

Supply Voltage (V_{CC}) 4.5V to 5.5V Input Voltage (V_I) 0V to V_{CC}

Minimum Input Edge Rate ($\Delta V/\Delta t$) V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	V _{CC} T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Зупівої		(V)	Тур	Gu	aranteed Limits	Uiills	Conditions
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	V	or V _{CC} – 0.1V
V _{IL}	Maximum LOW	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	V	or V _{CC} – 0.1V
V _{OH}	Minimum HIGH	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.49	5.4	5.4	v	ι _{ΟυΤ} = -50 μΑ
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$
V _{OL}	Maximum LOW	4.5	0.001	0.1	0.1	V	Ι _{ΟΙΙΤ} = 50 μΑ
	Output Voltage	5.5	0.001	0.1	0.1	v	1007 = 30 μΑ
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{OZ}	Maximum 3-STATE	5.5		±0.5 ±5.0	+5.0	μА	$V_I = V_{IL}, V_{IH}$
	Leakage Current	5.5			μι	$V_O = V_{CC}$, GND	
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μА	V _I = V _{CC} , GND
	Leakage Current	0.0		20.1	11.0	μπ	
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I _{CC}	Max Quiescent	5.5		8.0	80.0	μА	V _{IN} = V _{CC} or GND
	Supply Current	5.5		0.0		μΑ	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.


AC Electrical Characteristics


Symbol Parameter		V _{CC} (V)				$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$		Units
		(Note 4)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	F.0	3.0	5.2	7.3	3.0	7.8	
t _{PHL}	Data to Output	5.0	2.5	4.8	7.3	2.5	7.8	ns
t _{PZH}	Output Enable Time	5.0	2.6	5.0	7.4	2.6	7.9	ns
t _{PZL}		5.0	2.7	5.4	8.0	2.7	8.5	115
t _{PHZ}	Output Disable Time	5.0	2.7	5.6	8.3	2.7	8.7	20
t _{PLZ}		5.0	2.4	5.2	7.9	2.4	8.4	ns

Note 4: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Capacitance

Symbol	Symbol Parameter		Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0V$





www.fairchildsemi.com

2. A critical component in any component of a life support

device or system whose failure to perform can be rea-

sonably expected to cause the failure of the life support

device or system, or to affect its safety or effectiveness.

1. Life support devices or systems are devices or systems

which, (a) are intended for surgical implant into the

body, or (b) support or sustain life, and (c) whose failure

to perform when properly used in accordance with

instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the

user.