74ACT16373 **16-Bit Transparent Latch with 3-STATE Outputs** 

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The ACT16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is low, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in high Z state.

#### Features

Separate control logic for each byte

August 1999


Revised October 1999

- 16-bit version of the ACT373
- Outputs source/sink 24 mA
- TTL-compatible inputs

#### **Ordering Code:**

Order Number	Package Number	Package Description			
74ACT16373MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide			
74ACT16373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					

#### Logic Symbol



### **Pin Descriptions**

Pin Names	Description				
OEn	Output Enable Input (Active Low)				
LEn	Latch Enable Input				
I <sub>0</sub> -I <sub>15</sub>	Inputs				
O <sub>0</sub> -O <sub>15</sub>	Outputs				

Connection Diagram						
$\overline{OE}_1 - 1$ $O_0 - 2$	48 — LE <sub>1</sub> 47 — I <sub>0</sub>					
0 <sub>0</sub> — 2	47 — I <sub>0</sub>					

°0 —	2	47	— I <sub>0</sub>
0 <sub>1</sub> —	3	46	– կ
GND —	4	45	— GND
0 <sub>2</sub> —	5	44	- 1 <sub>2</sub>
°3 —	6	43	— I <sub>3</sub>
v <sub>cc</sub> –	7	42	- v <sub>cc</sub>
°4 —	8	41	- 1 <sub>4</sub>
0 <sub>5</sub> —	9	40	— I <sub>5</sub>
GND —	10	39	— GND
° <sub>6</sub> —	11	38	— I <sub>6</sub>
o <sub>7</sub> —	12	37	- 17
°8 —	13	36	— I <sub>8</sub>
0 <sub>9</sub> —	14	35	— I <sub>9</sub>
GND -	15	34	- GND
0 <sub>10</sub> —	16	33	- 40
o <sub>11</sub> —	17	32	- 41
v <sub>cc</sub> –	18	31	— v <sub>cc</sub>
0 <sub>12</sub> —	19	30	- 412
0 <sub>13</sub> —	20	29	- 1 <sub>13</sub>
GND —	21	28	- GND
014	22	27	- 4 <sub>4</sub>
0 <sub>15</sub> —	23	26	- 4 <sub>15</sub>
ōe2 -	24	25	— LE <sub>2</sub>

FACT™ is a trademark of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation DS500297

#### **Functional Description**

The ACT16373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE<sub>n</sub>) input is HIGH, data on the  $\mathsf{D}_{\mathsf{n}}$  enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its D input changes. When  $\mathsf{LE}_{\mathsf{n}}$  is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of  $\rm LE_n.$  The 3-STATE standard outputs are controlled by the Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{\text{OE}}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

## **Truth Tables**


	Inputs		Outputs
LE <sub>1</sub>	OE <sub>1</sub>	I <sub>0</sub> —I <sub>7</sub>	0 <sub>0</sub> –0 <sub>7</sub>
Х	Н	Х	Z
н	L	L	L
н	L	н	н
L	L	Х	(Previous)
	Inputs		Outputs
LE <sub>2</sub>	Inputs OE <sub>2</sub>	I <sub>8</sub> –I <sub>15</sub>	Outputs O <sub>8</sub> –O <sub>15</sub>
LE <sub>2</sub>		I <sub>8</sub> –I <sub>15</sub> X	
-	OE <sub>2</sub>		0 <sub>8</sub> –0 <sub>15</sub>
X	OE <sub>2</sub>	Х	0 <sub>8</sub> -0 <sub>15</sub> Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

 $\label{eq:zero} \begin{array}{l} {\sf Z} = {\sf High \ Impedance} \\ {\sf Previous} = {\sf previous \ output \ prior \ to \ HIGH-to-LOW \ transition \ of \ LE} \end{array}$ 



#### Downloaded from Elcodis.com electronic components distributor

### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I <sub>OK</sub> )	
$V_0 = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	–0.5V to $V_{CC}^{} + 0.5 \text{V}$
DC Output Source/Sink Current (I <sub>O</sub> )	+50 mA
DC V <sub>CC</sub> or Ground Current	+50 mA
per Output Pin	
Junction Temperature	+140°C
Storage Temperature	-65°C to+150°C

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	125 mV/ns
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	

74ACT16373

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

# **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	$\begin{tabular}{ c c c c } \hline T_{A} = +25^{\circ}C & T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ \hline \hline Typ & Guaranteed Limits \\ \hline \end{tabular}$		T <sub>A</sub> = −40°C to +85°C	Units	Conditions
		(V)					
VIH	Minimum HIGH	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
VIL	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V <sub>OH</sub>	Minimum HIGH	4.5	4.49	4.4	4.4	V	L _ 50 A
	Output Voltage	5.5	5.49	5.4	5.4	v	I <sub>OUT</sub> = -50 μA
							$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 2)
V <sub>OL</sub>	Maximum LOW	4.5	0.001	0.1	0.1	V	L 50 ··· A
	Output Voltage	5.5	0.001	0.1	0.1	v	I <sub>OUT</sub> = 50 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)
I <sub>OZ</sub>	Maximum 3-STATE	5.5		± 0.5	± 5.0	μA	$V_I = V_{IL}, V_{IH}$
	Leakage Current	5.5		± 0.5	1 0.0	μΛ	$V_{O} = V_{CC}, GND$
I <sub>IN</sub>	Maximum Input	5.5		± 0.1	± 1.0	μA V <sub>i</sub> =	$V_1 = V_{CC}$ , GND
	Leakage Current	5.5		± 0.1	1.0	μΛ	$v_1 = v_{CC}$ , GND
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$
I <sub>CC</sub>	Max Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND
I <sub>OLD</sub>	Minimum Dynamic	5.5		1	75	mA	V <sub>OLD</sub> = 1.65V Max
IOHD	Output Current (Note 3)				-75	mA	V <sub>OHD</sub> = 3.85V Min

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

74ACT16373

# **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(Note 4)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	5.0	3.1	5.3	7.9	3.1	8.4	20
t <sub>PHL</sub>	D <sub>n</sub> to O <sub>n</sub>		2.6	4.6	7.3	2.6	7.8	ns
t <sub>PLH</sub>	Propagation Delay	5.0	3.1	5.4	7.9	3.2	8.4	ns
t <sub>PHL</sub>	LE to O <sub>n</sub>		2.8	4.9	7.3	2.8	7.8	115
t <sub>PZH</sub>	Output Enable	5.0	2.5	4.7	7.4	2.5	7.9	20
t <sub>PZL</sub>	Delay		2.7	4.8	7.5	2.7	8.0	ns
t <sub>PHZ</sub>	Output Disable	5.0	2.1	5.1	7.9	2.1	8.2	
t <sub>PLZ</sub>	Delay		2.0	4.5	7.4	2.0	7.9	ns


# **AC Operating Requirements**


Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(Note 5)	Guara	nteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW, Input to Clock	5.0	3.0	3.0	ns
t <sub>H</sub>	Hold time, HIGH or LOW, Input to Clock	5.0	1.5	1.5	ns
t <sub>W</sub>	CS Pulse Width, HIGH or LOW	5.0	4.0	4.0	ns

Note 5: Voltage Range 5.0 is  $5.0V\pm0.5V$ 

# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C <sub>PD</sub>	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0V$





Downloaded from Elcodis.com electronic components distributor

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to result in a significant injury to the user.
A critical component in any component of a life support device or system whose failure of the life support device or system, or to affect its safety or effectiveness.