

June 1996 Revised November 2000

74ACT1284 IEEE 1284 Transceiver

General Description

The 74ACT1284 contains four non-inverting bidirectional buffers and three non-inverting buffers with open Drain outputs and high drive capability on the B Ports. It is intended to provide a standard signaling method for a bi-direction parallel peripheral in an Extended Capabilities Port mode (ECP).

The HD (active HIGH) input pin enables the B Ports to switch from open Drain to a high drive totem pole output, capable of sourcing 14 mA on all seven buffers. The DIR input determines the direction of data flow on the bidirectional buffers. DIR (active HIGH) enables data flow from A Ports to B Ports. DIR (active LOW) enables data flow from B Ports to A Ports.

Features


- TTL-compatible inputs
- A Ports have standard 4 mA totem pole outputs
- Typical input hysteresis of 0.5V
- B Port high drive source/sink capability of 14 mA
- Bidirectional non-inverting buffers
- Supports IEEE P1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
- B Port outputs in High Impedance mode during power
- Guaranteed 4000V minimum ESD protection

Ordering Code:

Order Number	Package Number	Package Description					
74ACT1284SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide					
74ACT1284MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide					
74ACT1284MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Logic Symbol



Pin Descriptions

Pin Names	Description				
HD	High Drive Enable input (Active HIGH)				
DIR	Direction Control Input				
A ₁ - A ₄	Side A Inputs or Outputs				
B ₁ - B ₄	Side B Inputs or Outputs				
A ₅ - A ₇	Side A Inputs				
A ₁ - A ₄ B ₁ - B ₄ A ₅ - A ₇ B ₅ - B ₇	Side B Outputs				

Connection Diagram



FACT™ is a trademark of Fairchild Semiconductor Corporation.

© 2000 Fairchild Semiconductor Corporation


DS011683

Truth Table

Inp	uts	Outputs		
DIR	HD			
L	L	B ₁ - B ₄ Data to A ₁ - A ₄ , and		
		A ₅ - A ₇ Data to B ₅ - B ₇ (Note 1)		
L	Н	B ₁ - B ₄ Data to A ₁ - A ₄ , and		
		A ₅ - A ₇ Data to B ₅ - B ₇		
Н	L	A ₁ - A ₇ Data to B ₁ - B ₇ (Note 2)		
Н	Н	A ₁ - A ₇ Data to B ₁ - B ₇		

Note 1: B₅ - B₇ Open Drain Outputs Note 2: B₁ - B₇ Open Drain Outputs

Logic Diagram



Absolute Maximum Ratings(Note 3)

(Note 4)

-0.5V to +7.0V Supply Voltage (V_{CC})

DC Input Diode Current (I_{IK})

 $V_1 = -0.5V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mA

DC Input Voltage (V_I) A Side -0.5V to $V_{CC} + 0.5V$ -2V to +7V

DC Input Voltage (V_I) B Side

DC Output Diode Current (I_{OK})

-20 mA $V_O = -0.5V$ +20 mA $V_O = V_{CC} + 0.5V$

DC Output Voltage (V_O) A Side -0.5V to $V_{CC} + 0.5V$ DC Output Voltage (V_O) B Side -2V to +7V

DC Output Source

or Sink Current (I_O) \pm 50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) $\pm\,50\;mA$ Storage Temperature (T_{STG}) –65°C to +150°C

Recommended Operating Conditions

Supply Voltage (V_{CC}) 4.7V to 5.5V 0V to V_{CC} Input Voltage (V_I) Output Voltage (V_O) 0V to V_{CC} -40°C to +85°C Operating Temperature (T_A)

Note 3: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

Note 4: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	Guaranteed Limits				Conditions	
Syllibol		(V)	$T_A = +25^{\circ}C$	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
V _{IH}	Minimum HIGH Level	4.7	2.0	2.0	2.0	V	Recognized	
	Input Voltage	5.5	2.0	2.0	2.0	V	High Signal	
V _{IL}	Maximum LOW Level	4.7	0.8	0.8	0.8	V	Recognized	
	Input Voltage	5.5	0.8	0.8	0.8	V	Low Signal	
V _{OH}	Minimum HIGH Level		4.5	4.5	4.5		$I_{OUT} = -50 \mu A (An)$	
	Output Voltage	4.7				V	$V_{IN} = V_{IL}$ or V_{IH} (Note 5)	
		4.7	3.7	3.7	3.7	V	$I_{OH} = -4 \text{ mA } (A_n)$	
			2.4	2.4	2.4		$I_{OH} = -14 \text{ mA } (B_n)$	
V _{OL}	Maximum LOW Level		0.2	0.2	0.2		I _{OUT} = 50 μA (An)	
	Output Voltage	4.7				V	V _{IN} = V _{IL} or V _{IH} (Note 5)	
			0.4	0.4	0.4	V	$I_{OH} = 4 \text{ mA } (A_n)$	
							$I_{OH} = 14 \text{ mA (B}_n)$	
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$, GND	
	Leakage Current	3.3		10.1	±1.0	μΛ	(DIR, A5, A6, A7, HD)	
I _{CCT}	Maximum I _{CC} /Input	5.5		1.5	1.5	mA	$V_{I} = V_{CC} - 2.1V$	
I _{CC}	Maximum Quiescent	5.5	400	400	500	^	$V_{IN} = V_{CC}$ or GND	
	Supply Current	3.3	400	400	300	μΛ	AIN - ACC OL GIAD	
I _{OZ}	Maximum Output	5.5	±20	±20	±20	μА	$V_O = V_{CC}$, GND	
	Leakage Current	5.5					$v_0 = v_{CC}$, GIVD	
I _{OFF}	Maximum B-Side Power Down	0.0	100	100	100	μА	V _{OUT} = 5.25V	
	Leakage Current	0.0					V _{OUT} = 5.25 V	
Δ_{VT}	Input Hysteresis	5.0	0.4	0.4	0.35	V	$V_T + - V_{T^-}$	
R_D	Maximum Output Impedance	5.0	22	22	24	Ω	B _n (Note 6)	
	Minimum Output Impedance	5.0	8	8	6	Ω	B _n (Note 6)	

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: This parameter is guaranteed but not tested, characterized only: RD is the measure of the B-Side output impedance with the output in the HIGH

AC Electrical Characteristics

	Parameter	$T_A = +25^{\circ}C$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Figure Number
Symbol		$\mathbf{V_{CC}} = \mathbf{4.7V} - \mathbf{5.5V}$		$\mathbf{V_{CC}} = \mathbf{4.7V} - \mathbf{5.5V}$		$V_{CC}=4.7V-5.5V$			
		Min	Max	Min	Max	Min	Max		
t _{PHL}	A ₁ - A ₇ to B ₁ - B ₇	2.0	20.0	2.0	20.0	2.0	24.0	ns	Figure 1
t _{PLH}	A ₁ - A ₇ to B ₁ - B ₇	2.0	20.0	2.0	20.0	2.0	24.0	ns	Figure 2
t _{PHL}	B ₁ - B ₄ to A ₁ - A ₄	2.0	20.0	2.0	20.0	2.0	24.0	ns	Figure 3
t _{PLH}	B ₁ - B ₄ to A ₁ - A ₄	2.0	20.0	2.0	20.0	2.0	24.0	ns	Figure 3
t _{pEnable}	Output Enable Time	2.0	20.0	2.0	20.0	2.0	24.0	ns	Figure 2
	HD to B ₁ - B ₇	2.0	20.0	2.0	20.0	2.0	24.0	115	i iguie z
t _{pDisable}	Output Disable Time	2.0	20.0	2.0	2.0 20.0	2.0	24.0	ns	Figure 2
	HD to B ₁ - B ₇	2.0		2.0					
t _{SKEW}	Output Slew Rate								
t _{PLH}	B ₁ - B ₇	0.05	0.40	0.05	0.40	0.05	0.40	V/ns	Figures 1, 2
t _{PHL}									., _
t _r , t _f	t _{RISE} and t _{FALL}		120		120	120	120	ns	Figure 4
	B ₁ - B ₇ (Note 7)		120	120	120	120	115	(Note 8)	

Note 7: Open Drain


Note 8: This parameter is guaranteed but not tested, characterized only.


Note: Pulse Generator for all pulses; Rate \leq 1.0 MHz; A $_{O}$ \leq 500; t_{f} \leq 2.5 ns, t_{r} \leq 2.5 ns.

Capacitance


Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.0	pF	$V_{CC} = OPEN (HD, DIR A_5 - A_7)$
C _{I/O}	I/O Pin Capacitance	12.0	pF	$V_{CC} = 5.0V$


AC Loading and Waveforms






 $t_{\mbox{\scriptsize SLEW}}$ measures between 10% to 90% on the $t_{\mbox{\scriptsize PHL}}$ Transition





 $\rm t_{SLEW}$ measures between 10% to 90% on the $\rm t_{PLH}$ Transition

FIGURE 1. Port A to B Propagation Delay Waveforms







FIGURE 2. B Output Test Load and Waveforms







FIGURE 3. B to A Direction Test Load and Waveforms for Outputs A₁ - A₄








FIGURE 4. A to B Direction Test Load and Waveforms for Open Drain B₁ - B₇





20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com