

## Functional Description

The ABT374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual $D$ inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{\mathrm{OE}})$ LOW, the contents of the eight flip-flops are available at the outputs. When $\overline{\mathrm{OE}}$ is HIGH, the outputs are in a high impedance state. Operation of the $\overline{O E}$ input does not affect the state of the flipflops.

## Function Table

| Inputs |  |  | Internal | Outputs | Function |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\text { OE }}$ | CP | D | Q | O |  |
| H | H | L | NC | Z | Hold |
| H | H | H | NC | Z | Hold |
| H | $\sim$ | L | L | Z | Load |
| H | $\sim$ | H | H | Z | Load |
| L | $\sim$ | L | L | L | Data Available |
| L | $\sim$ | H | H | H | Data Available |
| L | H | L | NC | NC | No Change in Data |
| L | H | H | NC | NC | No Change in Data |

$\mathrm{H}=$ HIGH Voltage Level L = LOW Voltage Level
X = Immaterial
$\mathrm{Z}=$ High Impedance
$\mathcal{\sim}=$ LOW-to-HIGH Transition
NC = No Change

Logic Diagram


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

| Absolute Maximum Ratings(Note 1) |  | Recommended Operating Conditions |
| :---: | :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Ambient Temperature under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Free Air Ambient Temperature $\quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Junction Temperature under Bias | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Supply Voltage $\quad+4.5 \mathrm{~V}$ to +5.5 V |
| $V_{C C}$ Pin Potential to |  | Minimum Input Edge Rate ( $\Delta \mathrm{V} / \Delta \mathrm{t}$ ) |
| Ground Pin | -0.5 V to +7.0 V | Data Input $\quad 50 \mathrm{mV} / \mathrm{ns}$ |
| Input Voltage (Note 2) | -0.5 V to +7.0 V | Enable Input $\quad 20 \mathrm{mV} / \mathrm{ns}$ |
| Input Current (Note 2) | -30 mA to +5.0 mA | Clock Input $100 \mathrm{mV} / \mathrm{ns}$ |
| Voltage Applied to Any Output in the Disabled or |  |  |
| Power-Off State | -0.5 V to 5.5 V |  |
| in the HIGH State | -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ |  |
| Current Applied to Output |  |  |
| in LOW State (Max) | twice the rated $\mathrm{I}_{\mathrm{OL}}(\mathrm{mA})$ |  |
| DC Latchup Source Current: |  |  |
| $\overline{\mathrm{OE}}$ Pin | -150 mA |  |
| (Across Comm Operating Range) |  | Note 1: Absolute maximum ratings are values beyond which the device |
| Other Pins | -500 mA | may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. |
| Over Voltage Latchup (I/O) | 10 V | Note 2: Either voltage limit or current limit is sufficient to protect inputs |

## DC Electrical Characteristics

| Symbol | Parameter | Min | Typ | Max | Units | $\mathrm{V}_{\mathrm{cc}}$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.0 |  |  | V |  | Recognized HIGH Signal |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | 0.8 | V |  | Recognized LOW Signal |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -1.2 | V | Min | $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 2.5 |  |  | V | Min | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ |
|  |  | 2.0 |  |  | V | Min | $\mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage |  |  | 0.55 | V | Min | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | $1$ | $\mu \mathrm{A}$ | Max | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}(\text { Note 4) } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| $\mathrm{I}_{\text {BVI }}$ | Input HIGH Current Breakdown Test |  |  | 7 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |
| 1 IL | Input LOW Current |  |  | $\begin{aligned} & \hline-1 \\ & -1 \end{aligned}$ | $\mu \mathrm{A}$ | Max | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}(\text { Note } 4) \\ & \mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {ID }}$ | Input Leakage Test | 4.75 |  |  | V | 0.0 | $\mathrm{I}_{\text {ID }}=1.9 \mu \mathrm{~A}$, All Other Pins Grounded |
| $\mathrm{l}_{\text {OZH }}$ | Output Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | 0-5.5V | $\mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V} ; \overline{\mathrm{OE}}=2.0 \mathrm{~V}$ |
| Iozl | Output Leakage Current |  |  | -10 | $\mu \mathrm{A}$ | 0-5.5V | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V} ; \overline{\mathrm{OE}}=2.0 \mathrm{~V}$ |
| Ios | Output Short-Circuit Current | -100 |  | -275 | mA | Max | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {cex }}$ | Output High Leakage Current |  |  | 50 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |
| $\mathrm{I}_{\text {zz }}$ | Bus Drainage Test |  |  | 100 | $\mu \mathrm{A}$ | 0.0 | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$; All Others $\mathrm{V}_{\text {CC }}$ or GND |
| $\mathrm{I}_{\mathrm{CCH}}$ | Power Supply Current |  |  | 50 | $\mu \mathrm{A}$ | Max | All Outputs HIGH |
| $\mathrm{I}_{\text {CLL }}$ | Power Supply Current |  |  | 30 | mA | Max | All Outputs LOW |
| $\mathrm{I}_{\mathrm{Ccz}}$ | Power Supply Current |  |  | 50 | $\mu \mathrm{A}$ | Max | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{CC}}$; All Others at $\mathrm{V}_{\mathrm{CC}}$ or GND |
| ${ }^{\text {CCT }}$ | Additional $\mathrm{I}_{\mathrm{CC}} /$ lnput Outputs Enabled <br>  <br>  <br>  <br>  <br>  <br> Outputs 3-STATE <br> Outputs 3-STATE |  |  | $\begin{aligned} & \hline 2.5 \\ & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ | Max | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-2.1 \mathrm{~V} \\ & \text { Enable Input } \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-2.1 \mathrm{~V} \\ & \text { Data Input } \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-2.1 \mathrm{~V} \\ & \text { All Others at } \mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ |
| ${ }^{\text {CCD }}$ | Dynamic ICC $\quad$ No Load (Note 4) |  |  | 0.30 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ | Max | Outputs OPEN <br> $\overline{O E}=$ GND, (Note 3) <br> One Bit Toggling, 50\% Duty Cycle |
| Note 3: For 8 -bit toggling, $\mathrm{I}_{\mathrm{CCD}}<0.8 \mathrm{~mA} / \mathrm{MHz}$. <br> Note 4: Guaranteed, but not tested. |  |  |  |  |  |  |  |

## DC Electrical Characteristics

(SOIC package)

| Symbol | Parameter | Min | Typ | Max | Units | $\mathrm{V}_{\mathrm{cc}}$ | $\begin{gathered} \text { Conditions } \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Maximum Dynamic $\mathrm{V}_{\text {OL }}$ |  | 0.5 | 0.8 | V | 5.0 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 5) |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Minimum Dynamic $\mathrm{V}_{\text {OL }}$ | -1.3 | -0.9 |  | V | 5.0 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 5) |
| $\mathrm{V}_{\text {OHV }}$ | Minimum HIGH Level Dynamic Output Voltage | 2.5 | 3.0 |  | V | 5.0 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 6) |
| $\mathrm{V}_{\text {IHD }}$ | Minimum HIGH Level Dynamic Input Voltage | 2.0 | 1.6 |  | V | 5.0 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 7) |
| $\mathrm{V}_{\text {ILD }}$ | Maximum LOW Level Dynamic Input Voltage |  | 1.3 | 0.8 | V | 5.0 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 7) |

Note 5: Max number of outputs defined as (n). $\mathrm{n}-1$ data inputs are driven 0 V to 3 V . One output at Low. Guaranteed, but not tested.
Note 6: Max number of outputs defined as ( n ). $\mathrm{n}-1$ data inputs are driven 0 V to 3 V . One output HIGH. Guaranteed, but not tested.
Note 7: Max number of data inputs ( $n$ ) switching. $n-1$ inputs switching 0 V to 3 V . Input-under-test switching: 3 V to threshold ( $\mathrm{V}_{\text {ILD }}$ ), 0 V to threshold ( $\mathrm{V}_{\mathrm{IHD}}$ ). Guaranteed, but not tested.

## AC Electrical Characteristics

(SOIC and SSOP Package)

| Symbol | Parameter | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to } \\ +125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 150 | 200 |  | 150 |  | 150 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 3.2 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & \hline 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 6.6 \\ & 7.6 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 5.0 \\ & 5.0 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 3.1 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & \hline 5.3 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & \hline 0.8 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 7.2 \end{aligned}$ | $\begin{aligned} & \hline 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 5.3 \\ & 5.3 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time | $\begin{aligned} & \hline 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 3.6 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & \hline 1.3 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 7.2 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 5.4 \\ & 5.4 \end{aligned}$ | ns |

AC Operating Requirements

| Symbol | Parameter | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $D_{n}$ to CP | $\begin{aligned} & \hline 1.5 \\ & 1.5 \end{aligned}$ |  | $\begin{aligned} & \hline 2.5 \\ & 2.5 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{H}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{H}}(\mathrm{~L}) \end{aligned}$ | Hold Time, HIGH or LOW $D_{n}$ to CP | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  |  | $\begin{aligned} & \hline 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | Pulse Width, CP HIGH or LOW | 3.0 3.0 |  | 3.3 3.3 |  |  |  | ns |


| Extended AC Electrical Characteristics <br> (SOIC Package) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ <br> 8 Outputs Switching (Note 8) |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=250 \mathrm{pF} \\ \text { (Note } 9 \text { ) } \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=250 \mathrm{pF} \end{gathered}$ <br> 8 Outputs Switching (Note 10) |  | Units |
|  |  |  | Min | Max | Min | Max | Min Max |  |  |
| $\begin{aligned} & \hline t_{\mathrm{PLH}} \\ & t_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{n}}$ |  | $\begin{aligned} & \hline 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 5.7 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 7.8 \\ & 7.8 \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 10.0 \\ & 10.0 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time |  | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 6.2 \end{aligned}$ | $2.0$ $2.0$ | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 10.5 \\ & 10.5 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Disable Time |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | (Note 11) |  | (Note 11) |  | ns |
| Note 8: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.). <br> Note 9: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only. <br> Note 10: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. <br> Note 11: The 3-STATE delay Time is dominated by the RC network ( $500 \Omega, 250 \mathrm{pF}$ ) on the output and has been excluded from the datasheet. |  |  |  |  |  |  |  |  |  |
| Symbol |  | Parameter |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}-5.5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ <br> 8 Outputs Switching (Note 12) |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}-5.5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=250 \mathrm{pF} \end{gathered}$ <br> 8 Outputs Switching (Note 13) |  | Units |
| toshl <br> (Note 14) |  | Pin to Pin Skew HL Transitions |  |  | 1.0 |  | 1.8 |  | ns |
| tosth <br> (Note 14) |  | Pin to Pin Skew LH Transitions |  | 1.0 |  |  | 1.8 |  | ns |
| $t_{P S}$ <br> (Note 13) |  | Duty Cycle <br> LH-HL Skew |  | 1.8 |  |  | 4.3 |  | ns |
| ${ }^{\text {tost }}$ (Note 14) |  | Pin to Pin Skew LH/HL Transitions |  | 2.0 |  |  | 4.3 |  | ns |
| $t_{P V}$ <br> (Note 15) |  | Device to Device Skew LH/HL Transitions |  | 2.5 |  |  | 4.6 |  | ns |
| Note 12: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. <br> Note 13: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested. <br> Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (toshl), LOW-to-HIGH (tOSLH), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (tost). This specification is guaranteed but not tested. <br> Note 15: Propagation delay variation for a given set of conditions (i.e., temperature and $\mathrm{V}_{\mathrm{CC}}$ ) from device to device. This specification is guaranteed but not tested. <br> Note 16: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.). <br> Capacitance |  |  |  |  |  |  |  |  |  |
| Symb |  | Parameter |  | Typ |  | Units | Conditions$\left(\mathrm{T}_{\mathrm{A}}=\mathbf{2 5 ^ { \circ }} \mathrm{C}\right)$ |  |  |
| $\mathrm{C}_{\text {IN }}$ |  | Input Capacitance |  | 5.0 |  | pF | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  |  |
| $\mathrm{C}_{\text {OUT }}$ (Not |  | Output Capacitance |  | 9.0 |  | pF | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}$ |  |  |
| Note 17: $\mathrm{C}_{\text {OUT }}$ is measured at frequency $\mathrm{f}=1 \mathrm{MHz}$, per MIL-STD-883, Method 3012. |  |  |  |  |  |  |  |  |  |


*Includes jig and probe capacitance
FIGURE 1. Standard AC Test Load

FIGURE 2. $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$
Input Pulse Requirements

| Amplitude | Rep. Rate | $\mathbf{t}_{\mathbf{w}}$ | $\mathbf{t}_{\mathbf{r}}$ | $\mathbf{t}_{\mathbf{f}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 3.0 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |

FIGURE 3. Test Input Signal Requirements

## AC Waveforms



FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions


FIGURE 5. Propagation Delay, Pulse Width Waveforms


FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms
Physical Dimensions inches (millimeters) unless otherwise noted

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body Package Number M20B


## Physical Dimensions inches（millimeters）unless otherwise noted（Continued）




Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
