Wide

FAIRCHILD

SEMICONDUCTOR

January 1995 Revised January 1999

74ABT16501 18-Bit Universal Bus Transceivers with 3-STATE Outputs

General Description

The ABT16501 18-bit universal bus transceiver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. Output-enable OEAB is active-high. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses $\overline{\text{OEBA}},$ LEBA, and CLKBA. The output enables are com-

plementary (OEAB is active HIGH and $\overline{\text{OEBA}}$ is active LOW).

To ensure the high-impedance state during power up or power down, OE inputs should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Features

- Combines D-Type latches and D-Type flip-flops for operation in transparent, latched, or clocked mode
- Flow-through architecture optimizes PCB layout
- Guaranteed latch-up protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability

Ordering Code:

| Order Number | Package Number | Package Description |
|----------------|----------------|--|
| 74ABT16501CSSC | MS56A | 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide |
| 74ABT16501CMTD | MTD56 | 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm |

Devices also available in Tape or Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram Pin Assignment for SSOP

| Pin Ass | ignment | for | SSOP |
|-------------------|---------|-----|--------------------|
| OEAB - | | 56 | - GND |
| LEAB - | 2 | 55 | CLKAE |
| A1- | 3 | 54 | — в, |
| GND - | 4 | 53 | GND |
| A2 - | 5 | 52 | — В ₂ |
| A3 - | 6 | 51 | — вз |
| v _{cc} – | 7 | 50 | -v _{cc} |
| A4 | 8 | 49 | - В4 |
| A5 — | 9 | 48 | — B ₅ |
| A6 — | 10 | 47 | — B ₆ |
| GND - | 11 | 46 | - GND |
| A7 - | 12 | 45 | — В ₇ |
| A ₈ — | 13 | 44 | — B ₈ |
| Ag — | 14 | 43 | — Вд |
| A10 - | 15 | 42 | - B ₁₀ |
| A ₁₁ - | 16 | 41 | -B ₁₁ |
| A ₁₂ — | 17 | 40 | -B12 |
| GND - | 18 | 39 | — GND |
| A ₁₃ - | 19 | 38 | -B ₁₃ |
| A ₁₄ — | 20 | 37 | -B14 |
| A ₁₅ | 21 | 36 | — B _{1 S} |
| Y _{CC} — | 22 | 35 | -v _{cc} |
| A ₁₆ — | 23 | 34 | -B16 |
| A ₁₇ | 24 | 33 | -B ₁₇ |
| GND — | 25 | 32 | - GND |
| A18 | 26 | 31 | — ^в 18 |
| OEBA - | 27 | 30 | CLKBA |
| LEBA — | 28 | 29 | GND |
| l. | | | |
| | | | |
| | | | |

Function Table (Note 1)

| | Inputs | | | | | | | |
|-----------|--------|-------|---|--|--|--|--|--|
| OEAB LEAB | | CLKAB | Α | В | | | | |
| L | Х | Х | Х | Z | | | | |
| Н | н | Х | L | L | | | | |
| Н | Н | Х | н | н | | | | |
| н | L | Ŷ | L | L | | | | |
| н | L | Ŷ | н | н | | | | |
| н | L | Н | Х | B ₀ (Note 2) | | | | |
| н | L | L | Х | B ₀ (Note 2) B ₀ (Note 3) | | | | |


Note 1: A-to-B data flow is shown: B-to-A flow is similar but uses $\overline{\text{OEBA}},$ LEBA, and CLKBA.

Note 2: Output level before the indicated steady-state input conditions were established.

Note 3: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

© 1999 Fairchild Semiconductor Corporation DS011690.prf

www.fairchildsemi.com



www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 4)

| Storage Temperature | -65°C to +150°C |
|----------------------------------|--------------------------------------|
| Ambient Temperature under Bias | -55°C to +125°C |
| Junction Temperature under Bias | -55°C to +150°C |
| V _{CC} Pin Potential to | |
| Ground Pin | -0.5V to +7.0V |
| Input Voltage (Note 5) | -0.5V to +7.0V |
| Input Current (Note 5) | -30 mA to +5.0 mA |
| Voltage Applied to Any Output | |
| in the Disabled or | |
| Power-off State | -0.5V to 5.5V |
| in the HIGH State | -0.5V to V _{CC} |
| Current Applied to Output | |
| in LOW State (Max) | twice the rated I _{OL} (mA) |
| | |

DC Latchup Source Current Over Voltage Latchup (I/O)

Recommended Operating Conditions

| Free Air Ambient Temperature | $-40^{\circ}C$ to $+85^{\circ}C$ |
|--|----------------------------------|
| Supply Voltage | +4.5V to +5.5V |
| Minimum Input Edge Rate (ΔV/Δt) | |
| Data Input | 50 mV/ns |
| Enable Input | 20 mV/ns |
| Note 4: Absolute maximum ratings are value may be damaged or have its useful life imp under these conditions is not implied. | |

74ABT16501

–500 mA 10V

Note 5: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

| Symbol | Parameter | Min | Тур | Мах | Units | v _{cc} | Conditions |
|-------------------|-----------------------------------|------|-----|------|-------|-----------------|--|
| V _{IH} | Input HIGH Voltage | 2.0 | | | V | - | Recognized HIGH Signal |
| V _{IL} | Input LOW Voltage | | | 0.8 | V | 1 | Recognized LOW Signal |
| V _{CD} | Input Clamp Diode Voltage | | | -1.2 | V | Min | I _{IN} = -18 mA |
| V _{ОН} | Output HIGH Voltage | 2.5 | | | V | Min | $I_{OH} = -3 \text{ mA}$ |
| | | 2.0 | | | V | Min | $I_{OH} = -32 \text{ mA}$ |
| V _{OL} | Output LOW Voltage | | | 0.55 | V | Min | I _{OL} = 64 mA |
| IIH | Input HIGH Current | | | 1 | μA | Max | V _{IN} = 2.7V (Note 6) |
| | | | | 1 | | | $V_{IN} = V_{CC}$ |
| I _{BVI} | Input HIGH Current Breakdown Test | | | 7 | μA | Max | V _{IN} = 7.0V |
| IL | Input LOW Current | | | -1 | μA | Max | V _{IN} = 0.5V (Note 6) |
| | | | | -1 | | | $V_{IN} = 0.0V$ |
| V _{ID} | Input Leakage Test | 4.75 | | | V | 0.0 | $I_{ID} = 1.9 \mu A$ |
| | | | | | | | All Other Pins Grounded |
| I _{IH} + | Output Leakage Current | | | 10 | μA | 0-5.5V | $V_{OUT} = 2.7V; \overline{OE}, OE = 2.0V$ |
| I _{OZH} | | | | | | | |
| I _{IL} + | Output Leakage Current | | | -10 | μA | 0-5.5V | $V_{OUT} = 0.5V; \overline{OE}, OE = 2.0V$ |
| I _{OZL} | | | | | | | |
| I _{OS} | Output Short-Circuit Current | -100 | | -275 | mA | Max | $V_{OUT} = 0V$ |
| ICEX | Output HIGH Leakage Current | 1 | | 50 | μA | Max | V _{OUT} = V _{CC} |
| I _{ZZ} | Bus Drainage Test | 1 | | 100 | μA | 0.0 | V _{OUT} = 5.5V; All Others GND |
| ICCH | Power Supply Current | 1 | | 1.0 | mA | Max | All Outputs HIGH |
| I _{CCL} | Power Supply Current | 1 | | 68 | mA | Max | An or Bn Outputs LOW |
| I _{CCZ} | Power Supply Current | 1 | | 1.0 | mA | Max | $\overline{OE}_n = V_{CC},$ |
| | | | | | | | All Others at V _{CC} or GND |
| I _{CCT} | Additional I _{CC} /Input | - | | 2.5 | mA | Max | $V_{I} = V_{CC} - 2.1V$ |
| 02. | | | | | | | All Others at V _{CC} or GND |
| ICCD | Dynamic I _{CC} No Load | - | | | mA/ | Max | Outputs Open |
| 011 | (Note 6) | | | 0.23 | MHz | | Transparent Mode |
| | | | | | | | One Bit Toggling, 50% Duty Cyc |

3

Note 6: Guaranteed, but not tested.

www.fairchildsemi.com

74ABT16501

DC Electrical Characteristics

| Symbol | Parameter | Min | Тур | Max | Units | v _{cc} | Conditions $C_L = 50 \text{ pF}; R_L = 500\Omega$ |
|------------------|--|------|------|-----|-------|-----------------|---|
| V _{OLP} | Quiet Output Maximum Dynamic V _{OL} | | 0.7 | 1.2 | V | 5.0 | T _A = 25°C (Note 7) |
| V _{OLV} | Quiet Output Minimum Dynamic V _{OL} | -1.5 | -1.0 | | V | 5.0 | $T_A = 25^{\circ}C$ (Note 7) |
| V _{OHV} | Minimum HIGH Level Dynamic Output Voltage | 2.5 | 3.0 | | V | 5.0 | T _A = 25°C (Note 8) |
| V _{IHD} | Minimum HIGH Level Dynamic Input Voltage | 2.2 | 1.8 | | V | 5.0 | T _A = 25°C (Note 9) |
| V _{ILD} | Maximum LOW Level Dynamic Input Voltage | | 1.2 | 0.8 | V | 5.0 | T _A = 25°C (Note 9) |

Note 7: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested. Note 8: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 9: Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

AC Electrical Characteristics


| Symbol | Parameter | | $T_{A} = +25^{\circ}C$ $V_{CC} = +5V$ $C_{L} = 50 \text{ pF}$ | | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_L = 50 \text{ pF}$ | |
|------------------|--------------------------|-----|---|-----|-----|--|-----|
| | | Min | Тур | Мах | Min | Max | |
| f _{max} | Maximum Clock Frequency | 150 | 200 | | 150 | | MHz |
| t _{PLH} | Propagation Delay | 1.0 | 2.7 | 4.6 | 1.0 | 4.6 | ns |
| t _{PHL} | A or B to B or A | 1.0 | 3.2 | 4.6 | 1.0 | 4.6 | |
| t _{PLH} | Propagation Delay | 1.0 | 3.1 | 5.0 | 1.0 | 5.0 | ns |
| t _{PHL} | LEAB or LEBA to B or A | 1.0 | 3.6 | 5.5 | 1.0 | 5.5 | |
| t _{PLH} | Propagation Delay | 1.0 | 3.4 | 5.3 | 1.0 | 5.3 | ns |
| t _{PHL} | CLKAB or CLKBA to B or A | 1.0 | 3.7 | 5.3 | 1.0 | 5.3 | |
| t _{PZH} | Propagation Delay | 1.5 | 2.7 | 5.6 | 1.5 | 5.6 | ns |
| t _{PZL} | OEAB or OEBA to B or A | 1.5 | 3.0 | 5.6 | 1.5 | 5.6 | |
| t _{PHZ} | Propagation Delay | 1.5 | 3.7 | 6.0 | 1.5 | 6.0 | ns |
| t _{PLZ} | OEAB or OEBA to B or A | 1.5 | 3.2 | 6.0 | 1.5 | 6.0 | |

AC Operating Requirements


| | T _A = +25°C V _{CC} = +5V | | | T _A = -40° | | |
|--------------------|---|------------------------|-----|-----------------------------|-----|-------|
| Symbol | Parameter | | | V _{CC} = 4.5V–5.5V | | Units |
| | | C _L = 50 pF | | C _L = 50 pF | | _ |
| | | Min | Max | Min | Max | |
| t _S (H) | Setup Time, | 4.0 | | 4.0 | | ns |
| t _S (L) | A to CLKAB, B to CLKBA | 4.0 | | 4.0 | | |
| t _H (H) | Hold Time, | 0 | | 0 | | ns |
| t _H (L) | A to CLKAB, B to CLKBA | 0 | | 0 | | |
| t _S (H) | Setup Time, A to LEAB | 4.0 | | 4.0 | | ns |
| t _S (L) | or B to LEBA, CLK HIGH | 4.0 | | 4.0 | | |
| t _H (H) | Hold Time, A to LEAB | 1.5 | | 1.5 | | ns |
| t _H (L) | or B to LEBA, CLK HIGH | 1.5 | | 1.5 | | |
| t _S (H) | Setup Time, A to LEAB | 1.5 | | 1.5 | | ns |
| t _s (L) | or B to LEBA, CLK LOW | 1.5 | | 1.5 | | |
| t _H (H) | Hold Time, A to LEAB | 1.5 | | 1.5 | | |
| t _H (L) | or B to LEBA, CLK LOW | 1.5 | | 1.5 | | ns |
| t _W (H) | Pulse Width, | 3.3 | | 3.3 | | ns |
| t _W (L) | LEAB or LEBA, HIGH | 3.3 | | 3.3 | | |
| t _W (H) | Pulse Width, CLKAB | 3.3 | | 3.3 | | ns |
| t _W (L) | or CLKBA, HIGH or LOW | 3.3 | | 3.3 | | |

www.fairchildsemi.com

4



Downloaded from Elcodis.com electronic components distributor



www.fairchildsemi.com

6

