



5.0 A Throttle Control H-Bridge

The 33926 is a monolithic H-Bridge Power IC designed primarily for automotive electronic throttle control, but is applicable to any low-voltage DC servo motor control application within the current and voltage limits stated in this specification.

The 33926 is able to control inductive loads with currents up to 5.0 A peak. RMS current capability is subject to the degree of heatsinking provided to the device package. Internal peak-current limiting (regulation) is activated at load currents above $6.5 \text{ A} \pm 1.5 \text{ A}$. Output loads can be pulse width modulated (PWM'ed) at frequencies up to 20 kHz. A load current feedback feature provides a proportional (0.24% of the load current) current output suitable for monitoring by a microcontroller's A/D input. A Status Flag output reports undervoltage, overcurrent, and overtemperature fault conditions.

Two independent inputs provide polarity control of two half-bridge totem-pole outputs. Two independent disable inputs are provided to force the H-Bridge outputs to tri-state (high impedance off-state). An invert input changes the IN1 and IN2 inputs to LOW = true logic.

Features

- 8.0 V to 28 V Continuous Operation (Transient Operation from 5.0 V to 40 V)
- 225 mΩ maximum $R_{DS(ON)}$ @ 150°C (each H-Bridge MOSFET)
- 3.0 V and 5.0 V TTL / CMOS Logic Compatible Inputs
- Overcurrent Limiting (Regulation) via Internal Constant-Off-Time PWM
- Output Short Circuit Protection (Short to VPWR or Ground)
- Temperature-Dependant Current-Limit Threshold Reduction
- All Inputs have an Internal Source/Sink to Define the Default (Floating Input) States
- Sleep Mode with Current Draw < 50 μA (with Inputs Floating or Set to Match Default Logic States)
- Pb-Free Packaging Designated by Suffix Code PNB

33926

**AUTOMOTIVE THROTTLE H-BRIDGE
 ACTUATOR/ MOTOR EXCITER**



| ORDERING INFORMATION | | |
|----------------------|-----------------------------|---------|
| Device | Temperature Range (T_A) | Package |
| PC33926PNB/R2 | - 40°C to 125°C | 32 PQFN |




Figure 1. 33926 Simplified Application Diagram

*This document contains certain information on a product under development. Freescale reserves the right to change or discontinue this product without notice

INTERNAL BLOCK DIAGRAM




Figure 2. 33926 Simplified Internal Block Diagram

PIN CONNECTIONS




Figure 3. 33926 Pin Connections

Table 1. 33926 Pin Definitions

| A functional description of each pin can be found in the Functional Description section beginning on page 12 . | | | | |
|--|----------|---------------|-----------------------|---|
| Pin | Pin Name | Pin Function | Formal Name | Definition |
| 1 | IN2 | Logic Input | Input 2 | Logic input control of OUT2; e.g., when IN2 is logic HIGH, OUT2 is set to V_{PWR} , and when IN2 is logic LOW, OUT2 is set to PGND. (Schmitt trigger input with $\sim 80 \mu\text{A}$ source so default condition = OUT2 HIGH.) |
| 2 | IN1 | Logic Input | Input 1 | Logic input control of OUT1; e.g., when IN1 is logic HIGH, OUT1 is set to V_{PWR} , and when IN1 is logic LOW, OUT1 is set to PGND. (Schmitt trigger Input with $\sim 80 \mu\text{A}$ source so default condition = OUT1 HIGH.) |
| 3 | SLEW | Logic Input | Slew Rate | Logic input to select fast or slow slew rate. (Schmitt trigger input with $\sim 80 \mu\text{A}$ sink so default condition = slow.) |
| 4, 6, 11, 31 | VPWR | Power Input | Positive Power Supply | These pins must be connected together physically as close as possible and directly soldered down to a wide, thick, low resistance supply plane on the PCB. |
| 5, Exposed Pad | AGND | Analog Ground | Analog Signal Ground | The low current analog signal ground must be connected to PGND via low impedance path ($\ll 10 \text{ m}\Omega$, 0 Hz to 20 kHz). Exposed copper pad is also the main heatsinking path for the device. |
| 7 | INV | Logic Input | Input Invert | Sets IN1 and IN2 to logic LOW = TRUE. (Schmitt trigger input with $\sim 80 \mu\text{A}$ sink so default condition = non-inverted.) |
| 8 | FB | Analog Output | Feedback | Load current feedback output provides ground referenced 0.24% of H-Bridge high-side output current. (Tie pin to GND through a resistor if not used.) |
| 9, 17, 25 | NC | | No Connect | No internal connection is made to this pin. |
| 10 | EN | Logic Input | Enable Input | When EN is logic HIGH, the device is operational. When EN is logic LOW, the device is placed in Sleep mode. (logic input with $\sim 80 \mu\text{A}$ sink so default condition = Sleep mode.) |

Table 1. 33926 Pin Definitions (continued)

| A functional description of each pin can be found in the Functional Description section beginning on page 12 . | | | | |
|--|-----------------|---------------------------|-------------------------------|---|
| Pin | Pin Name | Pin Function | Formal Name | Definition |
| 12, 13, 14, 15 | OUT1 | Power Output | H-Bridge Output 1 | Source of high-side MOSFET1 and drain of low-side MOSFET1. |
| 16 | $\overline{D2}$ | Logic Input | Disable Input 2 (Active Low) | When $\overline{D2}$ is logic LOW, both OUT1 and OUT2 are tri-stated. (Schmitt trigger input with $\sim 80 \mu\text{A}$ sink so default condition = disabled.) |
| 18–20, 22–24 | PGND | Power Ground | Power Ground | High-current power ground pins must be connected together physically as close as possible and directly soldered down to a wide, thick, low resistance ground plane on the PCB. |
| 21 | \overline{SF} | Logic Output - Open Drain | Status Flag (Active Low) | Open drain active LOW Status Flag output (requires an external pullup resistor to V_{DD} . Maximum permissible load current $< 0.5 \text{ mA}$. Maximum $V_{CEsat} < 0.4 \text{ V}$ @ 0.3 mA . Maximum permissible pullup voltage $< 7.0 \text{ V}$.) |
| 26 | $\overline{D1}$ | Logic Input | Disable Input 1 (Active High) | When D1 is logic HIGH, both OUT1 and OUT2 are tri-stated. Schmitt trigger input with $\sim 80 \mu\text{A}$ source so default condition = disabled. |
| 27, 28, 29, 30 | OUT2 | Power Output | H-Bridge Output 2 | Source of high-side MOSFET2 and drain of low-side MOSFET2. |
| 32 | CCP | Analog Output | Charge Pump Capacitor | External reservoir capacitor connection for internal charge pump; connected to VPWR. Allowable values are 30 μF to 100 μF . Note This capacitor is required for the proper performance of the device. |

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device. These parameters are not production tested.

| Ratings | Symbol | Value | Unit |
|--|---------------------|-------------|------|
| ELECTRICAL RATINGS | | | |
| Power Supply Voltage | | | V |
| Normal Operation (Steady-State) | $V_{PWR(SS)}$ | -0.3 to 28 | |
| Transient Overvoltage ⁽¹⁾ | $V_{PWR(t)}$ | -0.3 to 40 | |
| Logic Input Voltage ⁽²⁾ | V_{IN} | -0.3 to 7.0 | V |
| \overline{SF} Output ⁽³⁾ | $V_{\overline{SF}}$ | -0.3 to 7.0 | V |
| Continuous Output Current ⁽⁴⁾ | $I_{OUT(CONT)}$ | 5.0 | A |
| ESD Voltage ⁽⁵⁾ | | | V |
| Human Body Model | V_{ESD1} | | |
| OUT1 and OUT2 to GND | | ±500 | |
| All Other Pins | | ±2000 | |
| Machine Model | V_{ESD2} | ±200 | |
| Charge Device Model | | | |
| Corner Pins (1,9,17,25) | | ±750 | |
| All Other Pins | | ±500 | |
| THERMAL RATINGS | | | |
| Storage Temperature | T_{STG} | -65 to 150 | °C |
| Operating Temperature ⁽⁶⁾ | | | °C |
| Ambient | T_A | -40 to 125 | |
| Junction | T_J | -40 to 150 | |

Notes

- Device will survive repetitive transient overvoltage conditions for durations not to exceed 500 ms @ duty cycle not to exceed 10%. External protection is required to prevent device damage in case of a reverse battery condition.
- Exceeding the maximum input voltage on IN1, IN2, EN, INV, SLEW, D1, or $\overline{D2}$ may cause a malfunction or permanent damage to the device.
- Exceeding the pullup resistor voltage on the open drain \overline{SF} pin may cause permanent damage to the device.
- Continuous output current capability is dependent on sufficient package heatsinking to keep junction temperature $\leq 150^\circ\text{C}$.
- ESD1 testing is performed in accordance with the Human Body Model ($C_{ZAP} = 100 \text{ pF}$, $R_{ZAP} = 1500 \Omega$), ESD2 testing is performed in accordance with the Machine Model ($C_{ZAP} = 200 \text{ pF}$, $R_{ZAP} = 0 \Omega$), and the Charge Device Model (CDM), Robotic ($C_{ZAP} = 4.0 \text{ pF}$).
- The limiting factor is junction temperature, taking into account the power dissipation, thermal resistance, and heat sinking provided. Brief non-repetitive excursions of junction temperature above 150°C can be tolerated provided the duration does not exceed 30 seconds maximum. (Non-repetitive events are defined as not occurring more than once in 24 hours.)

Table 2. Maximum Ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device. These parameters are not production tested.

| Ratings | Symbol | Value | Unit |
|---|-------------------|-------|------|
| Peak Package Reflow Temperature During Reflow ^{(7), (8)} | T _{PPRT} | 250 | °C |
| Approximate Junction-to-Board Thermal Resistance ⁽⁹⁾ | R _{θJB} | <1.0 | °C/W |

Notes

7. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
8. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL).
9. Exposed heatsink pad plus the power and ground pins comprise the main heat conduction paths. The actual R_{θJB} (junction-to-PC board) values will vary depending on solder thickness and composition and copper trace thickness and area. Maximum current at maximum die temperature represents ~16 W of conduction loss heating in the diagonal pair of output MOSFETs. Therefore, the R_{θJA} must be <5.0°C/W for maximum current at 70°C ambient. Module thermal design must be planned accordingly.

STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

Characteristics noted under conditions $8.0\text{ V} \leq V_{PWR} \leq 28\text{ V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$, $\text{GND} = 0\text{ V}$ unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25^\circ\text{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|----------------------|------|-----|-----|---------------|
| POWER INPUTS (VPWR) | | | | | |
| Operating Voltage Range ⁽¹⁰⁾ | | | | | V |
| Steady-State | $V_{PWR(SS)}$ | 8.0 | – | 28 | |
| Transient ($t < 500\text{ ms}$) ⁽¹¹⁾ | $V_{PWR(t)}$ | – | – | 40 | |
| Quasi-Functional ($R_{DS(ON)}$ May Increase by 50%) | $V_{PWR(QF)}$ | 5.0 | – | 8.0 | |
| Sleep State Supply Current ⁽¹²⁾ | $I_{PWR(SLEEP)}$ | – | – | 50 | μA |
| EN, $\overline{D2}$, INV, SLEW = Logic [0], IN1, IN2, D1 = Logic [1], and $I_{OUT} = 0\text{ A}$ | | | | | |
| Standby Supply Current (Part Enabled) | $I_{PWR(STANDBY)}$ | – | – | 20 | mA |
| $I_{OUT} = 0\text{ A}$, $V_{EN} = 5.0\text{ V}$ | | | | | |
| Undervoltage Lockout Thresholds | | | | | |
| $V_{PWR(falling)}$ | $V_{UVLO(ACTIVE)}$ | 4.15 | – | – | V |
| $V_{PWR(rising)}$ | $V_{UVLO(INACTIVE)}$ | – | – | 5.0 | V |
| Hysteresis | $V_{UVLO(HYS)}$ | 150 | 200 | 350 | mV |
| CHARGE PUMP | | | | | |
| Charge Pump Voltage (CP Capacitor = 33 nF) | $V_{CP} - V_{PWR}$ | | | | V |
| $V_{PWR} = 5.0\text{ V}$ | | 3.5 | – | – | |
| $V_{PWR} = 28\text{ V}$ | | – | – | 12 | |
| CONTROL INPUTS | | | | | |
| Operating Input Voltage (EN, IN1, IN2, D1, $\overline{D2}$, INV, SLEW) | V_I | – | – | 5.5 | V |
| Input Voltage (IN1, IN2, D1, $\overline{D2}$, INV, SLEW) ⁽¹³⁾ | | | | | |
| Logic Threshold HIGH | V_{IH} | 2.0 | – | – | V |
| Logic Threshold LOW | V_{IL} | – | – | 1.0 | V |
| Hysteresis | V_{HYS} | 250 | 400 | – | mV |
| Input Voltage (EN) Threshold | V_{TH} | 1.0 | – | 2.0 | V |
| Logic Input Currents, $V_{PWR} = 8.0\text{V}$ | I_{IN} | | | | μA |
| Inputs EN, $\overline{D2}$, INV, SLEW (internal pull-downs), $V_{IH} = 5.0\text{V}$ | | 20 | 80 | 200 | |
| Inputs IN1, IN2, D1 (internal pull-ups), $V_{IL} = 0\text{V}$ | | -200 | -80 | -20 | |

Notes

- Device specifications are characterized over the range of $8.0\text{ V} \leq V_{PWR} \leq 28\text{ V}$. Continuous operation above 28 V may degrade device reliability. Device is operational down to 5.0 V, but below 8.0 V the output resistance may increase by 50 percent.
- Device will survive the transient overvoltage indicated for a maximum duration of 500 ms. Transient not to be repeated more than once every 10 seconds.
- $I_{PWR(sleep)}$ is with Sleep mode activated and EN, $\overline{D2}$, INV, SLEW = logic [0], and IN1, IN2, D1 = logic [1] or with these inputs left floating.
- SLEW Input Voltage Hysteresis is guaranteed by design.

Table 3. Static Electrical Characteristics (continued)

Characteristics noted under conditions $8.0\text{ V} \leq V_{PWR} \leq 28\text{ V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$, $\text{GND} = 0\text{ V}$ unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25^\circ\text{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|------------------------|-----|-----|-----|------------------|
| POWER OUTPUTS OUT1, OUT2 | | | | | |
| Output-ON Resistance ⁽¹⁵⁾ , $I_{LOAD} = 3.0\text{A}$ $V_{PWR} = 8.0\text{V}$, $T_J = 25^\circ\text{C}$ $V_{PWR} = 8.0\text{V}$, $T_J = 150^\circ\text{C}$ $V_{PWR} = 5.0\text{V}$, $T_J = 150^\circ\text{C}$ | $R_{DS(ON)}$ | – | 120 | – | $\text{m}\Omega$ |
| Output Current Regulation Threshold $T_J < T_{FB}$ $T_J \geq T_{FB}$ (Fold back Region - see Figure 9 and Figure 11) ⁽¹⁴⁾ | I_{LIM} | 5.2 | 6.5 | 8.0 | A |
| High-Side Short Circuit Detection Threshold (Short Circuit to Ground) ⁽¹⁴⁾ | I_{SCH} | 11 | 13 | 16 | A |
| Low-Side Short Circuit Detection Threshold (Short Circuit to V_{PWR}) ⁽¹⁴⁾ | I_{SCL} | 9.0 | 11 | 14 | A |
| Output Leakage Current ⁽¹⁶⁾ , Outputs off, $V_{PWR} = 28\text{V}$ $V_{OUT} = V_{PWR}$ $V_{OUT} = \text{Ground}$ | $I_{OUTLEAK}$ | – | – | 100 | μA |
| Output MOSFET Body Diode Forward Voltage Drop $I_{OUT} = 3.0\text{ A}$ | V_F | – | – | 2.0 | V |
| Overtemperature Shutdown ⁽¹⁴⁾ Thermal Limit @ T_J Hysteresis @ T_J | T_{LIM} T_{HYS} | 175 | – | 200 | $^\circ\text{C}$ |
| Current Foldback at T_J ⁽¹⁴⁾ | T_{FB} | 165 | – | 185 | $^\circ\text{C}$ |
| Current Foldback to Thermal Shutdown Separation ⁽¹⁴⁾ | T_{SEP} | 10 | – | 15 | $^\circ\text{C}$ |

HIGH-SIDE CURRENT SENSE FEEDBACK

| | | | | | |
|---|----------|-------|-------|-------|---------------|
| Feedback Current (pin FB sourcing current) ⁽¹⁷⁾ $I_{OUT} = 0\text{ mA}$ $I_{OUT} = 300\text{ mA}$ $I_{OUT} = 500\text{ mA}$ $I_{OUT} = 1.5\text{ A}$ $I_{OUT} = 3.0\text{ A}$ $I_{OUT} = 6.0\text{ A}$ | I_{FB} | 0.0 | – | 50 | μA |
| | | 0.0 | 270 | 750 | μA |
| | | 0.35 | 0.775 | 1.56 | mA |
| | | 2.86 | 3.57 | 4.28 | mA |
| | | 5.71 | 7.14 | 8.57 | mA |
| | | 11.43 | 14.29 | 17.15 | mA |

STATUS FLAG ⁽¹⁸⁾

| | | | | | |
|--|--------------|---|---|-----|---------------|
| Status Flag Leakage Current ⁽¹⁹⁾ $V_{SF} = 5.0\text{ V}$ | I_{SFLEAK} | – | – | 5.0 | μA |
| Status Flag SET Voltage ⁽²⁰⁾ $I_{SF} = 300\text{ }\mu\text{A}$ | V_{SFLOW} | – | – | 0.4 | V |

Notes

- This parameter is Guaranteed By Design.
- Output-ON resistance as measured from output to V_{PWR} and from output to GND.
- Outputs switched OFF via D1 or $\overline{D2}$.
- Accuracy is better than 20% from 0.5 A to 6.0 A. Recommended terminating resistor value: $R_{FB} = 270\text{ }\Omega$.
- Status Flag output is an open drain output requiring a pullup resistor to logic V_{DD} .
- Status Flag Leakage Current is measured with Status Flag HIGH and *not* SET.
- Status Flag Set Voltage measured with Status Flag LOW and SET with $I_{SF} = 300\text{ }\mu\text{A}$. Maximum allowable sink current from this pin is $< |500\text{ }\mu\text{A}|$. Maximum allowable pullup voltage $< 7.0\text{ V}$.

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 4. Dynamic Electrical Characteristics

Characteristics noted under conditions $8.0\text{ V} \leq V_{PWR} \leq 28\text{ V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$, $\text{GND} = 0\text{ V}$ unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25^\circ\text{C}$ under nominal conditions unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|--|------------------------------|------------|----------|-------------|---------------|
| TIMING CHARACTERISTICS | | | | | |
| PWM Frequency ⁽²¹⁾ | f_{PWM} | – | – | 20 | kHz |
| Maximum Switching Frequency During Current Limit Regulation ⁽²²⁾ | f_{MAX} | – | – | 20 | kHz |
| Output ON Delay ⁽²³⁾ $V_{\text{PWR}} = 14\text{ V}$ | t_{DON} | – | – | 18 | μs |
| Output OFF Delay ⁽²³⁾ $V_{\text{PWR}} = 14\text{ V}$ | t_{DOFF} | – | – | 12 | μs |
| I_{LIM} Output Constant-OFF Time ⁽²⁴⁾ | t_{A} | 15 | 20.5 | 32 | μs |
| I_{LIM} Blanking Time ⁽²⁵⁾ | t_{B} | 12 | 16.5 | 27 | μs |
| Disable Delay Time ⁽²⁶⁾ | t_{DDISABLE} | – | – | 8.0 | μs |
| Output Rise and Fall Time ⁽²⁷⁾ SLEW = SLOW SLEW = FAST | $t_{\text{F}}, t_{\text{R}}$ | 1.5 0.2 | 3.0 – | 6.0 1.45 | μs |
| Short Circuit/Overtemperature Turn-OFF (Latch-OFF) Time ^{(28) (29)} | t_{FAULT} | – | – | 8.0 | μs |
| Power-ON Delay Time ⁽²⁹⁾ | t_{POD} | – | 1.0 | 5.0 | ms |
| Output MOSFET Body Diode Reverse Recovery Time ⁽²⁹⁾ | t_{RR} | 75 | 100 | 150 | ns |
| Charge Pump Operating Frequency ⁽²⁹⁾ | f_{CP} | – | 7.0 | – | MHz |

Notes

21. The maximum PWM frequency is obtained when the device is set to Fast Slew Rate via the SLEW pin. PWM-ing when SLEW is set to SLOW should be limited to frequencies < 11 kHz in order to allow the internal high-side driver circuitry time to fully enhance the high-side MOSFETs.
22. The internal current limit circuitry produces a constant-OFF-time Pulse Width Modulation of the output current. The output load's inductance, capacitance, and resistance characteristics affect the total switching period (OFF-time + ON-time), and thus the PWM frequency during current limit.
23. Output Delay is the time duration from 1.5V on the IN1 or IN2 input signal to the 20% or 80% point (dependent on the transition direction) of the OUT1 or OUT2 signal. If the output is transitioning HIGH-to-LOW, the delay is from 1.5V on the input signal to the 80% point of the output response signal. If the output is transitioning LOW-to-HIGH, the delay is from 1.5V on the input signal to the 20% point of the output response signal. See [Figure 4](#), page 10.
24. The time during which the internal constant-OFF time PWM current regulation circuit has tri-stated the output bridge.
25. The time during which the current regulation threshold is ignored so that the short-circuit detection threshold comparators may have time to act.
26. Disable Delay Time measurement is defined in [Figure 5](#), page 10.
27. Rise Time is from the 10% to the 90% level and Fall Time is from the 90% to the 10% level of the output signal with $V_{\text{PWR}} = 14\text{ V}$, $R_{\text{LOAD}} = 3.0\text{ ohm}$. See [Figure 6](#), page 10.
28. Load currents ramping up to the current regulation threshold become limited at the I_{LIM} value (see [Figure 7](#)). The short circuit currents possess a di/dt that ramps up to the I_{SCH} or I_{SCL} threshold during the I_{LIM} blanking time, registering as a short circuit event detection and causing the shutdown circuitry to force the output into an immediate tri-state latch-OFF (see [Figure 8](#)). Operation in Current Limit mode may cause junction temperatures to rise. Junction temperatures above $\sim 160^\circ\text{C}$ will cause the output current limit threshold to “fold back”, or decrease, until $\sim 175^\circ\text{C}$ is reached, after which the T_{LIM} thermal latch-OFF will occur. Permissible operation within this fold back region is limited to non-repetitive transient events of duration not to exceed 30 seconds (see [Figure 9](#)).
29. Parameter is Guaranteed By Design.

TIMING DIAGRAMS




Figure 4. Output Delay Time




Figure 5. Disable Delay Time




Figure 6. Output Switching Time

Overload Condition




Figure 7. Current Limit Blanking Time and Constant-OFF Time




Figure 8. Short Circuit Detection Turn-OFF Time t_{FAULT}

Nominal Current Limit Threshold




Figure 9. Output Current Limiting Foldback Region

FUNCTIONAL DESCRIPTION

INTRODUCTION

Numerous protection and operational features (speed, torque, direction, dynamic braking, PWM control, and closed-loop control) make the 33926 a very attractive, cost-effective solution for controlling a broad range of small DC motors. The 33926 outputs are capable of supporting peak DC load currents of up to 5.0 A from a 28 V_{PWR} source. An internal charge pump and gate drive circuitry are provided that can support external PWM frequencies up to 20 kHz.

The 33926 has an analog feedback (current mirror) output pin (the FB pin) that provides a constant-current source ratioed to the active high-side MOSFETs' current. This can be used to provide "real time" monitoring of output current to facilitate closed-loop operation for motor speed/torque control, or for the detection of open load conditions.

Two independent inputs, IN1 and IN2, provide control of the two totem-pole half-bridge outputs. An input invert, INV, changes IN1 and IN2 to LOW = true logic. Two different output slew rates are selectable via the SLEW input. Two independent disable inputs, D1 and $\overline{D2}$, provide the means to force the H-Bridge outputs to a high impedance state (all H-Bridge switches OFF). An EN pin controls an enable function

that allows the IC to be placed in a power-conserving Sleep mode.

The 33926 has Output Current Limiting (via Constant OFF-Time PWM Current Regulation), Output Short-Circuit Detection with Latch-OFF, and Overtemperature Detection with Latch-OFF. Once the device is latched-OFF due to a fault condition, either of the Disable inputs (D1 or $\overline{D2}$), V_{PWR}, or EN must be "toggled" to clear the status flag.

Current limiting (Load Current Regulation) is accomplished by a constant-OFF time PWM method using current limit threshold triggering. The current limiting scheme is unique in that it incorporates a junction temperature-dependent current limit threshold. This means that the current limit threshold is "reduced to around 4.2 A" as the junction temperature increases above 160°C. When the temperature is above 175°C, overtemperature shutdown (latch-OFF) will occur. This combination of features allows the device to continue operating for short periods of time (<30 seconds) with unexpected loads, while still retaining adequate protection for both the device and the load.

FUNCTIONAL PIN DESCRIPTION

POWER GROUND AND ANALOG GROUND (PGND AND AGND)

The power and analog ground pins should be connected together with a very low impedance connection.

POSITIVE POWER SUPPLY (VPWR)

VPWR pins are the power supply inputs to the device. All VPWR pins must be connected together on the printed circuit board with as short as possible traces, offering as low impedance as possible between pins.

Transients on V_{PWR} which go below the Under Voltage Threshold will result in the protection activating. It is essential to use an input filter capacitor of sufficient size and low ESR to sustain a V_{PWR} greater than V_{UVLO} when the load is switched (See [33926 Typical Application Schematic on page 18](#)).

STATUS FLAG (\overline{SF})

This pin is the device fault status output. This output is an active LOW open drain structure requiring a pullup resistor to V_{DD}. The maximum V_{DD} is <7.0 V. Refer to [Table 5, Truth Table, page 16 for the SF Output status definition](#).

INPUT INVERT (INV)

The Input Invert Control pin sets IN1 and IN2 to LOW = TRUE. This is a Schmitt trigger input with ~80 μ A sink; the default condition is non-inverted. If IN1 and IN2 are set so

that the current is being commanded to flow through the load attached between OUT1 and OUT2, changing the logic level at INV will have the effect of reversing the direction of current commanded. Thus, the INV input may be used as a "forward/reverse" command input. If both IN1 and IN2 are the same logic level, then changing the logic level at INV will have the effect of changing the bridge's output from freewheeling high to freewheeling low or vice versa.

SLEW RATE (SLEW)

The SLEW pin is the logic input that selects fast or slow slew rate. Schmitt trigger input with ~80 μ A sink so the default condition is SLOW. When SLEW is set to SLOW, PWM-ing should be limited to frequencies less than 11 kHz in order to allow the internal high-side driver circuitry time to fully enhance the high-side MOSFETs.

INPUT 1,2 AND DISABLE INPUT 1,2 (IN1, IN2, AND D1, D2)

These pins are input control pins used to control the outputs. These pins are 3.0 V/5.0 V CMOS-compatible inputs with hysteresis. IN1 and IN2 independently control OUT1 and OUT2, respectively. D1 and $\overline{D2}$ are complementary inputs used to tri-state disable the H-Bridge outputs.

When either D1 or $\overline{D2}$ is SET (D1 = logic HIGH or $\overline{D2}$ = logic LOW) in the disable state, outputs OUT1 and OUT2 are both tri-state disabled; however, the rest of the

device circuitry is fully operational and the supply $I_{PWR(STANDBY)}$ current is reduced to a few mA. Refer to [Table 3, Static Electrical Characteristics, page 7](#).

H-BRIDGE OUTPUT (OUT1, OUT2)

These pins are the outputs of the H-Bridge with integrated free-wheeling diodes. The bridge output is controlled using the IN1, IN2, D1, and $\overline{D2}$ inputs. The outputs have PWM current limiting above the I_{LIM} threshold. The outputs also have thermal shutdown (tri-state latch-OFF) with hysteresis as well as short circuit latch-OFF protection.

A disable timer (time t_b) is incorporated to distinguish between load currents that are higher than the I_{LIM} threshold and short circuit currents. This timer is activated at each output transition.

CHARGE PUMP CAPACITOR (CCP)

This pin is the charge pump output pin and connection for the external charge pump reservoir capacitor. The allowable value is from 30 nF to 100 nF. This capacitor must be connected from the CCP pin to the VPWR pin. The device cannot operate properly without the external reservoir capacitor.

ENABLE INPUT (EN)

The EN pin is used to place the device in a Sleep mode so as to consume very low currents. When the EN pin voltage is

a logic LOW state, the device is in the Sleep mode. The device is enabled and fully operational when the EN pin voltage is logic HIGH. An internal pulldown resistor maintains the device in Sleep mode in the event EN is driven through a high impedance I/O or an unpowered microcontroller, or the EN input becomes disconnected.

FEEDBACK (FB)

The 33926 has a feedback output (FB) for “real time” monitoring of H-Bridge high-side output currents to facilitate closed-loop operation for motor speed and torque control.

The FB pin provides current sensing feedback of the H-Bridge high-side drivers. When running in the forward or reverse direction, a ground-referenced 0.24% of load current is output to this pin. Through the use of an external resistor to ground, the proportional feedback current can be converted to a proportional voltage equivalent and the controlling microcontroller can “read” the current proportional voltage with its analog-to-digital converter (ADC). This is intended to provide the user with only first-order motor current feedback for motor torque control. The resistance range for the linear operation of the FB pin is $100 < R_{FB} < 300 \Omega$.

If PWM-ing is implemented using the disable pin inputs (either D1 or $\overline{D2}$), a small filter capacitor ($\sim 1.0 \mu\text{F}$) may be required in parallel with the R_{FB} resistor to ground for spike suppression.

FUNCTIONAL INTERNAL BLOCK DESCRIPTION




Figure 10. Functional Internal Block Diagram

ANALOG CONTROL AND PROTECTION CIRCUITRY:

The on-chip Voltage Regulator supplies 3.3V to the internal logic. The charge pump provides gate drive for the H-Bridge MOSFETs. The Current and Temperature sense circuitry provides detection and protection for the output drivers. Output undervoltage protection shuts down the MOSFETS.

GATE CONTROL LOGIC:

The 33926 is a monolithic H-Bridge Power IC designed primarily for any low-voltage DC servo motor control application within the current and voltage limits stated for the device. Two independent inputs provide polarity control of

two half-bridge totem-pole outputs. Two independent disable inputs are provided to force the H-Bridge outputs to tri-state (high impedance off-state).

H-BRIDGE OUTPUT DRIVERS: OUT1 AND OUT2

The H-Bridge is the power output stage. The current flow from OUT1 to OUT2 is reversible and under full control of the user by way of the Input Control Logic. The output stage is designed to produce full load control under all system conditions. All protective and control features are integrated into the Control and Protection blocks. The sensors for current and temperature are integrated directly into the output MOSFET for maximum accuracy and dependability.

FUNCTIONAL DEVICE OPERATION

OPERATIONAL MODES




Figure 11. Operating States

LOGIC COMMANDS AND REGISTERS

Table 5. Truth Table

The tri-state conditions and the status flag are reset using D1 or $\overline{D2}$. The truth table uses the following notations: L = LOW, H = HIGH, X = HIGH or LOW, and Z = High Impedance. All output power transistors are switched off.

| Device State | Input Conditions | | | | | Status | Outputs | |
|--------------------------------------|------------------|----|-----------------|-----|-----|-----------------|---------|------|
| | EN | D1 | $\overline{D2}$ | IN1 | IN2 | \overline{SF} | OUT1 | OUT2 |
| Forward | H | L | H | H | L | H | H | L |
| Reverse | H | L | H | L | H | H | L | H |
| Free Wheeling Low | H | L | H | L | L | H | L | L |
| Free Wheeling High | H | L | H | H | H | H | H | H |
| Disable 1 (D1) | H | H | X | X | X | L | Z | Z |
| Disable 2 ($\overline{D2}$) | H | X | L | X | X | L | Z | Z |
| IN1 Disconnected | H | L | H | Z | X | H | H | X |
| IN2 Disconnected | H | L | H | X | Z | H | X | H |
| D1 Disconnected | H | Z | X | X | X | L | Z | Z |
| $\overline{D2}$ Disconnected | H | X | Z | X | X | L | Z | Z |
| Undervoltage Lockout ⁽³⁰⁾ | H | X | X | X | X | L | Z | Z |
| Overtemperature ⁽³¹⁾ | H | X | X | X | X | L | Z | Z |
| Short Circuit ⁽³¹⁾ | H | X | X | X | X | L | Z | Z |
| Sleep Mode EN | L | X | X | X | X | H | Z | Z |
| EN Disconnected | Z | X | X | X | X | H | Z | Z |

Notes

- 30. In the event of an undervoltage condition, the outputs tri-state and status flag is SET logic LOW. Upon undervoltage recovery, status flag is reset automatically or automatically cleared and the outputs are restored to their original operating condition.
- 31. When a short circuit or overtemperature condition is detected, the power outputs are tri-state latched-OFF independent of the input signals and the status flag is latched to logic LOW. To reset from this condition requires the toggling of either D1, $\overline{D2}$, EN, or V_{PWR} .




Figure 12. 33926 Power Stage Operation

PROTECTION AND DIAGNOSTIC FEATURES

SHORT CIRCUIT PROTECTION

If an output short circuit condition is detected, the power outputs tri-state (latch-OFF) independent of the input (IN1 and IN2) states, and the fault status output flag (SF) is SET to logic LOW. If the D1 input changes from logic HIGH to logic LOW, or if the $\overline{D2}$ input changes from logic LOW to logic HIGH, the output bridge will become operational again and the fault status flag will be reset (cleared) to a logic HIGH state.

The output stage will always switch into the mode defined by the input pins (IN1, IN2, D1, and $\overline{D2}$), provided the device junction temperature is within the specified operating temperature range.

INTERNAL PWM CURRENT LIMITING

The maximum current flow under normal operating conditions should be less than 5.0 A. The instantaneous load currents will be limited to I_{LIM} via the internal PWM current limiting circuitry. When the I_{LIM} threshold current value is reached, the output stages are tri-stated for a fixed time (T_A) of 20 μ s typical. Depending on the time constant associated with the load characteristics, the output current decreases during the tri-state duration until the next output ON cycle occurs.

The PWM current limit threshold value is dependent on the device junction temperature. When $-40^\circ\text{C} < T_J < 160^\circ\text{C}$, I_{LIM} is between the specified minimum/maximum values. When T_J exceeds 160°C , the I_{LIM} threshold decreases to 4.2 A. Shortly above 175°C the device overtemperature circuit will detect T_{LIM} and an overtemperature shutdown will occur. This feature implements a graceful degradation of operation before thermal shutdown occurs, thus allowing for intermittent unexpected mechanical loads on the motor's gear-reduction train to be handled.

Important Die temperature excursions above 150°C are permitted only for non-repetitive durations < 30 seconds. Provision must be made at the system level to prevent prolonged operation in the current-foldback region.

OVERTEMPERATURE SHUTDOWN AND HYSTERESIS

If an overtemperature condition occurs, the power outputs are tri-stated (latched-OFF) and the fault status flag (SF) is SET to logic LOW.

To reset from this condition, D1 must change from logic HIGH to logic LOW, or D2 must change from logic LOW to logic HIGH. When reset, the output stage switches ON again, provided that the junction temperature is now below the overtemperature threshold limit minus the hysteresis.

Important Resetting from the fault condition will clear the fault status flag. Powering down and powering up the device will also reset the 33926 from the fault condition.

OUTPUT AVALANCHE PROTECTION

If VPWR were to become an open circuit, the outputs would likely tri-state simultaneously due to the disable logic. This could result in an unclamped inductive discharge. The VPWR input to the 33926 should not exceed 40 V during this transient condition, to prevent electrical overstress of the output drivers. This can be accomplished with a zener clamp or MOV, and/or an appropriately valued input capacitor with sufficiently low ESR (see [Figure 13](#)).




Figure 13. Avalanche Protection

TYPICAL APPLICATIONS

INTRODUCTION

A typical application schematic is shown in [Figure 14](#). For precision high-current applications in harsh, noisy

environments, the V_{PWR} by-pass capacitor may need to be substantially larger.





Figure 14. 33926 Typical Application Schematic

PACKAGING



PACKAGE DIMENSIONS

For the most current package revision, visit www.freescale.com and perform a keyword search using the 98Axxxxxxx listed below.



| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE | |
|--|--------------------------------|----------------------------|--|
| TITLE: POWER QUAD FLAT NON-LEADED PACKAGE (PWR QFN), 32 TERMINAL, 0.8 PITCH(8X8X2.1) | DOCUMENT NO: 98ARL10579D | REV: C | |
| | CASE NUMBER: 1536-04 | 31 OCT 2006 | |
| | STANDARD: JEDEC MO-251A ADDB-1 | | |

PNB SUFFIX
98ARL10579D
32-PIN PQFN
ISSUE C



| | | | |
|--|---------------------------|----------------------------|-------------|
| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE | |
| TITLE: POWER QUAD FLAT NON-LEADED PACKAGE (PWR QFN), 32 TERMINAL, 0.8 PITCH(8X8X2.1) | | DOCUMENT NO: 98ARL10579D | REV: C |
| | | CASE NUMBER: 1536-04 | 31 OCT 2006 |
| STANDARD: JEDEC MO-251A AADB-1 | | | |

PNB SUFFIX
98ARL10579D
32-PIN PQFN
ISSUE C

ADDITIONAL DOCUMENTATION

THERMAL ADDENDUM (REV 2.0)

Introduction

This thermal addendum is provided as a supplement to the MC33926 technical datasheet. The addendum provides thermal performance information that may be critical in the design and development of system applications. All electrical, application, and packaging information is provided in the datasheet.

Packaging and Thermal Considerations


The MC33926 is offered in a 32 pin PQFN, single die package. There is a single heat source (P), a single junction temperature (T_J), and thermal resistance ($R_{\theta JA}$).

$$\{ T_J \} = [R_{\theta JA}] \cdot \{ P \}$$

The stated values are solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment. Stated values were obtained by measurement and simulation according to the standards listed below.

33926

32-PIN PQFN



PNB SUFFIX
98ARL10579D
32-PIN PQFN
8.0 mm x 8.0 mm

Note For package dimensions, refer to the 33926 data sheet.

STANDARDS

Table 6. Thermal Performance Comparison

| Thermal Resistance | [°C/W] |
|-------------------------------------|--------|
| $P_{\theta JA}$ ^{(1),(2)} | 28 |
| $P_{\theta JB}$ ^{(2),(3)} | 12 |
| $P_{\theta JA}$ ^{(1), (4)} | 80 |
| $P_{\theta 9X}$ ⁽⁵⁾ | 1.0 |

Notes

1. Per JEDEC JESD51-2 at natural convection, still air condition.
2. 2s2p thermal test board per JEDEC JESD51-5 and JESD51-7.
3. Per JEDEC JESD51-8, with the board temperature on the center trace near the center lead.
4. Single layer thermal test board per JEDEC JESD51-3 and JESD51-5.
5. Thermal resistance between the die junction and the exposed pad surface; cold plate attached to the package bottom side, remaining surfaces insulated.




Figure 15. Surface Mount for Power PQFN with Exposed Pads




Figure 16. Thermal Test Board

Device on Thermal Test Board

- Material: Single layer printed circuit board
 FR4, 1.6 mm thickness
 Cu traces, 0.07 mm thickness
- Outline: 80 mm x 100 mm board area,
 including edge connector for thermal testing
- Area A: Cu heat-spreading areas on board surface
- Ambient Conditions: Natural convection, still air

Table 7. Thermal Resistance Performance

| A [mm ²] | P _{θJA} [°C/W] |
|----------------------|-------------------------|
| 0 | 81 |
| 300 | 49 |
| 600 | 40 |

P_{θJA} is the thermal resistance between die junction and ambient air.




Figure 17. Device on Thermal Test Board $P_{\theta JA}$




Figure 18. Transient Thermal Resistance $R_{\theta JA}$,
1 W Step response, Device on Thermal Test Board Area A = 600 (mm²)

REVISION HISTORY

| REVISION | DATE | DESCRIPTION |
|----------|---------|--|
| 1.0 | 3/2006 | • Updated formatting and technical content throughout entire document. |
| 2.0 | 6/2007 | • Updated formatting and technical content throughout entire document |
| 3.0 | 10/2006 | • Updated formatting and technical content throughout entire document |
| 4.0 | 12/2006 | • Updated formatting and technical content throughout entire document |
| 5.0 | 2/2007 | • Updated formatting and technical content throughout entire document |
| 6.0 | 3/2007 | • Changed Human Body Model, Charge Pump Voltage (CP Capacitor = 33 nF), No PWM and PWM = 20kHz, Slew Rate = Fast, Output Rise and Fall Time ⁽²⁷⁾ • Added second paragraph to Positive Power Supply (VPWR) • Added "Low ESR" to 100 μ F on 33926 Typical Application Schematic |
| 7.0 | 6/2007 | • Changed status to Advance Information |

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2007. All rights reserved.