

Rail-To-Rail Operational Amplifiers with Enable Feature

The MC33206/7 family of operational amplifiers provide rail—to—rail operation on both the input and output. The inputs can be driven as high as 200 mV beyond the supply rails without phase reversal on the outputs and the output can swing within 50 mV of each rail. This rail—to—rail operation enables the user to make full use of the supply voltage range available. It is designed to work at very low supply voltages ($\pm 0.9 \, \text{V}$) yet can operate with a single supply of up to 12 V and ground. Output current boosting techniques provide a high output current capability while keeping the drain current of the amplifier to a minimum.

The MC33206/7 has an enable mode that can be controlled externally. The typical supply current in the standby mode is <1.0 μ A ($V_{Enable} = Gnd$). The addition of an enable function makes this amplifier an ideal choice for power sensitive applications, battery powered equipment (instrumentation and monitoring), portable telecommunication, and sample—and—hold applications.

- Standby Mode (I_D ≤1.0 μA, Typ)
- Low Voltage, Single Supply Operation (1.8 V and Ground to 12 V and Ground)
- Rail-to-Rail Input Common Mode Voltage Range
- Output Voltage Swings within 50 mV of both Rails
- No Phase Reversal on the Output for Over-Driven Input Signals
- High Output Current (I_{SC} = 80 mA, Typ)
- Low Supply Current (ID = 0.9 mA, Typ)
- 600 Ω Output Drive Capability
- Typical Gain Bandwidth Product = 2.2 MHz


ORDERING INFORMATION

Operational Amplifier Function	Device	Operating Temperature Range	Package
Dual	MC33206D		SO-14
Duai	MC33206P		Plastic DIP
Quad	MC33207D	1 1A= -40 10 + 105 C	SO-16
Quad	MC33207P		Plastic DIP

MC33206 MC33207

LOW VOLTAGE RAIL-TO-RAIL OPERATIONAL AMPLIFIERS

SEMICONDUCTOR TECHNICAL DATA



© Motorola, Inc. 1999





MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (V _{CC} to V _{EE})	٧S	13	V
ESD Protection Voltage at any Pin Human Body Model	VESD	2,000	V
Voltage at any Device Pin	V _{DP}	V _S ± 0.5	V
Input Differential Voltage Range	VIDR	(Note 1)	V
Common Mode Input Voltage Range (Note 2)	VСМ	V _{CC} + 0.5 to V _{EE} - 0.5	V
Output Short Circuit Duration (Note 3)	t _S	(Note 3)	sec
Maximum Junction Temperature	TJ	+150	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Maximum Power Dissipation	PD	(Note 3)	mW

- NOTES: 1. The differential input voltage of each amplifier is limited by two internal parallel back–to–back diodes. For additional differential input voltage range, use current limiting resistors in series
 - with the input pins.

 2. The common–mode input voltage range of each amplifier is limited by diodes connected from the inputs to both power supply rails. Therefore, the voltage on either input must not exceed either supply rail by more than 500 mV.

 - 4. ESD data available upon request.

$\textbf{DC ELECTRICAL CHARACTERISTICS} \ \ (\text{V}_{CC} = 5.0 \ \text{V}, \ \text{V}_{EE} = 0 \ \text{V}, \ \text{V}_{Enable} = 5.0 \ \text{V}, \ \text{T}_{A} = 25^{\circ}\text{C}, \ \text{unless otherwise noted.})$

Characteristic	Figure	Symbol	Min	Тур	Max	Unit
Input Offset Voltage (V _{CM} 0 to 0.5 V, V _{CM} 1.0 to 5.0 V) MC33206: $T_A = 25^{\circ}C$ $T_A = -40^{\circ}$ to +105°C MC33207: $T_A = 25^{\circ}C$ $T_A = -40^{\circ}$ to +105°C	-	VIO	- - - -	0.5 1.0 0.5 1.0	8.0 11 10 13	mV
Input Offset Voltage Temperature Coefficient (Rs = 50Ω) TA = -40° to $+105^{\circ}$ C	-	ΔV _{IO} /ΔΤ	_	2.0	-	μV/°C
Input Bias Current (V_{CM} = 0 to 0.5 V, V_{CM} = 1.0 to 5.0 V) T_A = 25°C T_A = -40° to +105°C	-	I _{IB}	- -	80 100	200 250	nA
Input Offset Current (V_{CM} = 0 to 0.5 V, V_{CM} = 1.0 to 5.0 V) T_A = 25°C T_A = -40° to +105°C	-	I _{IO}	- -	5.0 10	50 100	nA
Common Mode Input Voltage Range	_	VICR	- VEE	V _{CC} + 0.2 V _{EE} - 0.2	V _C C	V
Large Signal Voltage Gain (V _{CC} = 5.0 V, V _{EE} = –5.0 V) R _L = 10 k Ω R _L = 600 Ω	-	AVOL	50 25	300 250	_ _	kV/V
Output Voltage Swing (V _{ID} = ± 0.2 V) R _L = 10 k Ω R _L = 10 k Ω R _L = 600 Ω R _L = 600 Ω	-	VOH VOL VOH VOL	4.85 - 4.75 -	4.95 0.05 4.85 0.15	- 0.15 - 0.25	V
Common Mode Rejection (V _{in} = 0 to 5.0 V)	_	CMR	60	90	-	dB
Power Supply Rejection Ratio VCC/VEE = 5.0 V/Gnd to 3.0 V/Gnd	-	PSRR PSR	- 66	25 92	500 -	μV/V dB
Output Short Circuit Current (Source and Sink)	_	Isc	50	80	_	mA

DC ELECTRICAL CHARACTERISTICS (continued) ($V_{CC} = 5.0 \text{ V}$, $V_{EE} = 0 \text{ V}$, $V_{Enable} = 5.0 \text{ V}$, $V_{A} = 25 ^{\circ}\text{C}$, unless otherwise noted.)


Characteristic	Figure	Symbol	Min	Тур	Max	Unit
Power Supply Current ($V_O = 2.5 \text{ V}$, $T_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$, per Amplifier)	-	ΙD				
MC33206: V _{Enable} = 5.0 Vdc			_	0.8	1.125	mA
V _{Enable} = Gnd (Standby)			_	0.5	6.0	μΑ
MC33207: V _{Enable} = 5.0 Vdc			_	1.5	2.25	mA
V _{Enable} = Gnd (Standby)			_	0.5	6.0	μΑ
Enable Input Voltage (per Amplifier)	_	VEnable				V
Enabled – Amplifier "On"			_	V _{EE} + 1.8	_	
Disabled – Amplifier "Off" (Standby)			_	V _{EE} + 0.3	_	
Enable Input Current (Note 5) (per Amplifier)	-	I _{Enable}				μА
V _{Enable} = 12 V			_	2.5	_	
V _{Enable} = 5.0 V			_	2.2	_	
V _{Enable} = 1.8 V			_	0.8	_	
V _{Enable} = Gnd			_	0	_	

NOTE: 5. External control circuitry must provide for an initial turn–off transient of <10 μ A.


$\textbf{AC ELECTRICAL CHARACTERISTICS} \ (V_{CC} = 5.0 \ \text{V}, \ V_{EE} = 0 \ \text{V}, \ V_{Enable} = 5.0 \ \text{V}, \ T_{A} = 25^{\circ}\text{C}, \ unless \ otherwise \ noted.})$


Characteristic	Figure	Symbol	Min	Тур	Max	Unit
Slew Rate (V _S = ± 2.5 V, V _O = -2.0 to $+2.0$ V, R _L = 2.0 k Ω , A _V = 1.0)	-	SR	0.5	1.0	_	V/µs
Gain Bandwidth Product (f = 100 kHz)	-	GBW	-	2.2	_	MHz
Phase Margin (R _L = 600 Ω, C _L = 0 pF)	-	ØМ	-	65	_	Deg
Gain Margin (R _L = 600Ω , C _L = $0 pF$)	-	AM	-	12	_	dB
Channel Separation (f = 1.0 Hz to 20 kHz, A _V = 100)	-	CS	-	90	_	dB
Power Bandwidth (V _O = 4.0 Vpp, R _L = 600 Ω , THD \leq 1%)	-	BWP	-	28	_	kHz
Total Harmonic Distortion (R _L = 600Ω , V _O = 1.0 Vpp , A _V = $1.0 $) f = 1.0 kHz f = 10 kHz	-	THD	_ _	0.002 0.008	_ _	%
Open Loop Output Impedance (V _O = 0 V, f = 2.0 MHz, A _V = 10)	-	z _O	-	100	_	Ω
Differential Input Resistance (V _{CM} = 0 V)	-	R _{in}	-	200	_	kΩ
Differential Input Capacitance (V _{CM} = 0 V)	-	C _{in}	-	8.0	_	pF
Equivalent Input Noise Voltage (Rs = 100 Ω) f = 10 Hz f = 1.0 kHz	-	e _n	- -	25 20	_ _	nV/ √Hz
Equivalent Input Noise Current f = 10 Hz f = 1.0 kHz	-	in	- -	0.8 0.2	_ _	pA/ √Hz
Time Delay for Device to Turn On	-	ton	_	10	_	μs
Time Delay for Device to Turn Off	_	t _{off}	_	2.0	_	μs

Figure 1. Circuit Schematic (Each Amplifier)



This device contains 96 active transistors (each amplifier).





40

30

Temperature Coefficient Distribution 50 360 amplifiers tested PERCENTAGE OF AMPLIFIERS (%) from 3 wafer lots 40 V_{CC} = 5.0 V VEE = Gnd T_A = 25°C DIP Package 30 20

-20

-30

-10

10

0

-40

Figure 4. Input Offset Voltage

Figure 5. Input Bias Current versus Temperature




Figure 6. Input Bias Current versus Common Mode Voltage

0

 $\mathsf{TCV}_{\mathsf{IO}}$, INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT ($\mu\mathsf{V}/^{\circ}\mathsf{C}$)

10 20




Figure 7. Open Loop Voltage Gain versus Temperature




Figure 8. Output Voltage Swing versus Supply Voltage




Figure 9. Output Saturation Voltage versus Load Current







Figure 10. Output Voltage versus Frequency 12 VO, OUTPUT VOLTAGE (Vpp) 9.0 6.0 $V_{CC} = 6.0 \text{ V}$ $V_{EE} = -6.0 \text{ V}$ $R_{L} = 600 \Omega$ Ay = 1.0 3.0 $T_A = 25^{\circ}C$ 0 1.0 k 10 k 100 k 1.0 M f, FREQUENCY (Hz)

Figure 11. Common Mode Rejection versus Frequency CMR, COMMON MODE REJECTION (dB) 80 60 40 $V_{CC} = 6.0 V$ $V_{EE} = -6.0 \text{ V}$ 20 $T_A = -55^{\circ} \text{ to } +125^{\circ}\text{C}$ 0 10 100 10 k 100 k 1.0 M 1.0 k f, FREQUENCY (Hz)

Figure 12. Power Supply Rejection versus Frequency 120 PSR, POWER SUPPLY REJECTION (dB) 80 60 V_{CC} = 6.0 V V_{EE} = -6.0 V 20 $T_{A}^{-2} = -55^{\circ} \text{ to } +125^{\circ}\text{C}$ 10 100 1.0 k 10 k 100 k 1.0 M f, FREQUENCY (Hz)







2.0 V_{CC} = 2.5 V V_{EE} = -2.5 V V_O = ±2.0 V +Slew Rate -Slew Rate

25

TA, AMBIENT TEMPERATURE (°C)

70 85

105

125

-40 -25

-55

0

0 └ -55

-40 -25

Figure 16. Slew Rate

Versus Temperature

4.0

V_{CC} = 2.5 V

V_{EE} = -2.5 V

f = 100 kHz

1.0

2.0

25

T_A, AMBIENT TEMPERATURE (°C)

70 85


105

125

Figure 17. Gain Bandwidth Product

Figure 18. Voltage Gain and Phase versus Frequency 70 40 A_{VOL}, OPEN LOOP VOLTAGE GAIN (dB) $V_S = \pm 6.0 \text{ V}$ $T_A = 25^{\circ}C$ $R_L = 600 \Omega$ 80 120 160 EXCESS PHASE (DEGREES) 50 30 2A 10 2B $1A - Phase, C_L = 0 pF$ 1B – Gain, C_L = 0 pF 2A – Phase, C_L = 300 pF 2B - Gain, C_L = 300 pF 240 10 k 100 k 1.0 M 10 M f, FREQUENCY (Hz)

Figure 19. Voltage Gain and Phase versus Frequency 70 40 OPEN LOOP VOLTAGE GAIN (dB) $C_L = 0 pF$ $T_A = 25^{\circ}C$ $R_L = 600 \Omega$ 50 80 30 120 10 160 1B 1A - Phase, $V_S = \pm 6.0 \text{ V}$ 1B - Gain, $V_S = \pm 6.0 \text{ V}$ 2A - Phase, $V_S = \pm 1.0 \text{ V}$ Α۷Ο (200 $2B - Gain, V_S = \pm 1.0 V$ -30240 10 k 100 k 1.0 M 10 M f, FREQUENCY (Hz)






Figure 22. Gain and Phase Margin versus Capacitive Load

80 16 VCC = 6.0 V $V_{EE} = -6.0 \text{ V}$ $R_L = 600 \Omega$ 70 $_{\emptyset}$, PHASE MARGIN (DEGREES) Phase Margin 60 $A_{V} = 100$ AM, GAIN MARGIN (dB) T_A = 25°C Gain Margin 50 40 30 20 10 0 1.0 k 10 100 C_L , CAPACITIVE LOAD (pF)

Figure 23. Output Voltage versus Load Resistance




Figure 24. Channel Separation versus Frequency




Figure 25. Total Harmonic Distortion versus Frequency




Figure 26. Equivalent Input Noise Voltage and Current versus Frequency $e_{\rm h}$, EQUIVALENT INPUT NOISE VOLTAGE (nV/ $\sqrt{\rm Hz}$) in, INPUT REFERRED NOISE CURRENT (pA/YHz) VCC = 6.0 V $V_{EE} = -6.0 \text{ V}$ T_A = 25°C 40 4.0 3.0 Noise Voltage 20 2.0 1.0 Noise Current 0 0 10 100 1.0 k 10 k 100 k f, FREQUENCY (Hz)

GENERAL INFORMATION

The MC33206/7 family of operational amplifiers are unique in their ability to swing rail—to—rail on both the input and the output with a completely bipolar design. This offers low noise, high output current capability and a wide common mode input voltage range even with low supply voltages. Operation is guaranteed over an extended temperature range and at supply voltages of 2.0 V, 3.3 V and 5.0 V and ground.

Since the common mode input voltage range extends from VCC to VEE, it can be operated with either single or split voltage supplies. The MC33206/7 are guaranteed not to latch or phase reverse over the entire common mode range, however, the inputs should not be allowed to exceed maximum ratings.

CIRCUIT INFORMATION

Rail-to-rail performance is achieved at the input of the amplifiers by using parallel NPN-PNP differential input stages. When the inputs are within 800 mV of the negative rail, the PNP stage is on. When the inputs are more than 800 mV greater than V_{EE} , the NPN stage is on. This switching of input pairs will cause a reversal of input bias currents (see Figure 6). Also, slight differences in offset voltage may be noted between the NPN and PNP pairs. Cross-coupling techniques have been used to keep this change to a minimum.

In addition to its rail–to–rail performance, the output stage is current boosted to provide 80 mA of output current, enabling the op amp to drive 600 Ω loads. Because of this high output current capability, care should be taken not to exceed the 150°C maximum junction temperature.

Enable Function

The MC33206/07 enable pins allow the user to externally control the device. (Refer to the Pin Diagram on the first page of this data sheet for enable pin connections.) If the enable pins are pulled low (Gnd) each amplifier (MC33206) and amplifier pair (MC33207) will be disabled. When the enable pins are at a logic high (VEnable \geq VEE = 1.8 V) the amplifiers will turn "on". Refer to the data sheet characteristics for the required levels needed to change logical state.

The time to change states (from device "on" to "off" and "off" to "on") is defined as the time delay. The Circuit in Figure 27 is used to measure t_{On} and t_{Off} . Typical t_{On} and t_{Off} measurements are shown in Figures 28 and 29. When the device is turned off ($V_{Enable} = Gnd$) an internal regulator is shut off disabling the amplifier.

Figure 27. Test Circuit for ton and toff






Figure 28. ton Response



 $t_{\mbox{on}}$, TIME (2.0 $\mu \mbox{s/DIV}$)

Figure 29. toff Response



 t_{off} , TIME (2.0 μ s/DIV)

Low Voltage Operation

The MC33206/07 will operate at supply voltages down to 1.8 V and ground. Since this device is a rail–to–rail on both the input and output, one can be assured of continued operation in battery applications when battery voltages drop to low voltage levels. This is called End of Discharge (see Figure 30). Now, the user can select a minimum quantity of batteries best suited for the particular design depending on the type of battery chosen. This will minimize part count in many designs.


Figure 30. Typical Battery Characteristics

Туре	Operating Voltage	End of Discharge
Alkaline	1.5 V	0.9 V
NiCd	1.2 V	1.0 V
NiMh	1.2 V	1.0 V
Silver Oxide	1.6 V	1.3 V
Lithium Ion	3.6 V	2.5 V

Compensating for Output Capacitance

The combination of device output impedance and increasing capacitive loading will cause phase delay (reducing the phase margin) in any amplifier (Figure 22). If the loading is excessive, the resulting response can be circuit oscillation. In other words, an amplifier can become unstable when the phase becomes greater than 180 degrees before the open loop gain drops to unity gain. Figures 18 and 19 show this situation as frequency increases for a given load. The MC33206/7 can typically drive up to 300 pF loads at unity gain without oscillating.

Figure 31. Capacitive Loads Compensation



There are several ways to compensate for this phenomena. Adding series resistance to the output is one way, but not an ideal solution. A dc voltage error will occur at the output. A better design solution to compensate for higher capacitive loads would be to use the circuit in Figure 31. This design helps to counteract the loss of phase margin by taking the high frequency output signal and feeding it back into the amplifier inverting input. This technique helps to overcome oscillation due to a highly capacitive load. Keep in mind that compensation will have the affect of lowering the Gain Bandwidth Product (GPW). The values of C_X and R_0 , are determined experimentally. Typical C_X and C_L will be the same value.

SPICE Model

If a SPICE Macromodel is desired for the MC33206/07, the user can define the characteristics from the following information. Obtain the SPICE Macromodel for the MC33204 Rail–to–Rail Operational Amplifier (device is the same as the MC33207). For the Enable feature of the MC33207, simulate it as a bipolar switch. The Macromodel does not include an input capacitance between the inverting and noninverting inputs. This capacitor is called C_{in} . Add 3.0 to 5.0 pF if stability analysis is required.

Figure 32. Noninverting Amplifier Slew Rate




Figure 33. Small Signal Transient Response





Figure 34. Large Signal Transient Response




t, TIME (10 μ s/DIV)

OUTLINE DIMENSIONS

P SUFFIX PLASTIC PACKAGE CASE 646-06 ISSUE L В ህ SEATING PLANE м

- NOTES:
 1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- 4. ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.715	0.770	18.16	19.56
В	0.240	0.260	6.10	6.60
С	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100	BSC	2.54	BSC
Н	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.300	BSC	7.62 BSC	
M	0°	10°	0°	10
N	0.015	0.039	0.39	1.01



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 114:3M, 1962.


 CONTROLLING DIMENSION: MILLIMETER.

 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- 4. MAANIMUM MOLE PROTRUSION 0.13 (0.000)
 PER SIDE.

 5. DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MANUFICIAL MATERIAL CONDITION MAXIMUM MATERIAL CONDITION.


	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0 °	7∘	0∘	7
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 ROUNDED CORNERS OPTIONAL.

MIN			
	MAX	MIN	MAX
0.740	0.770	18.80	19.55
0.250	0.270	6.35	6.85
0.145	0.175	3.69	4.44
0.015	0.021	0.39	0.53
0.040	0.70	1.02	1.77
0.100	BSC	2.54 BSC	
0.050	0.050 BSC		BSC
0.008	0.015	0.21	0.38
0.110	0.130	2.80	3.30
0.295	0.305	7.50	7.74
0 °	10°	0°	10 °
0.020	0.040	0.51	1.01
	0.250 0.145 0.015 0.040 0.100 0.050 0.008 0.110 0.295 0 °	0.250 0.270 0.145 0.175 0.015 0.021 0.040 0.70 0.100 BSC 0.050 BSC 0.008 0.015 0.110 0.130 0.295 0.305 0° 10°	0.250 0.270 6.35 0.145 0.175 3.69 0.015 0.021 0.39 0.040 0.70 1.02 0.050 BSC 2.54 0.050 BSC 1.27 0.008 0.015 0.21 0.110 0.130 2.80 0.295 0.305 7.50 0° 10° 0°

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights or the rights or others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan. 81–3–5487–8488

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609

Motorola Fax Back System - US & Canada ONLY 1-800-774-1848

- http://sps.motorola.com/mfax/

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26629298

HOME PAGE: http://motorola.com/sps/



♦ MC33206/D