80 mA CMOS Low Iq Voltage Regulator in an SC70-5

The NCP512 series of fixed output linear regulators are designed for handheld communication equipment and portable battery powered applications which require low quiescent. The NCP512 series features an ultra–low quiescent current of 40 μA . Each device contains a voltage reference unit, an error amplifier, a PMOS power transistor, resistors for setting output voltage, current limit, and temperature limit protection circuits.


The NCP512 has been designed to be used with low cost ceramic capacitors. The device is housed in the micro-miniature SC70-5 surface mount package. Standard voltage versions are 1.5, 1.8, 2.5, 2.7, 2.8, 3.0, 3.3, and 5.0 V. Other voltages are available in 100 mV steps.

Features

- Low Quiescent Current of 40 μA Typical
- Low Dropout Voltage of 250 mV at 80 mA
- Low Output Voltage Option
- Output Voltage Accuracy of 2.0%
- Industrial Temperature Range of -40°C to 85°C

Typical Applications

- Cellular Phones
- Battery Powered Consumer Products
- Hand-Held Instruments
- Camcorders and Cameras




This device contains 86 active transistors

Figure 1. Typical Application Diagram




ON Semiconductor®

http://onsemi.com



xxx = Specific Device Code d = Date Code

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description
1	Vin	Positive power supply input voltage.
2	Gnd	Power supply ground.
This input is used to place the device into low–power standby. When this input is pulled low, the devided disabled. If this function is not used, Enable should be connected to Vin.		This input is used to place the device into low–power standby. When this input is pulled low, the device is disabled. If this function is not used, Enable should be connected to Vin.
4	N/C	No internal connection.
5	Vout	Regulated output voltage.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage	V _{in}	0 to 6.0	V
Enable Voltage	Enable	-0.3 to V _{in} +0.3	V
Output Voltage	V _{out}	-0.3 to V _{in} +0.3	V
Power Dissipation and Thermal Characteristics Power Dissipation Thermal Resistance, Junction to Ambient	P _D R _{θJA}	Internally Limited 400	W °C/W
Operating Junction Temperature	TJ	+125	°C
Operating Ambient Temperature	T _A	-40 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

This device series contains ESD protection and exceeds the following tests:
 Human Body Model 2000 V per MIL–STD–883, Method 3015
 Machine Model Method 200 V

 Latch–up capability (85°C) ± 200 mA DC with trigger voltage.

 $\textbf{ELECTRICAL CHARACTERISTICS} \hspace{0.2cm} (V_{in} = V_{out(nom.)} \hspace{0.2cm} + \hspace{0.2cm} 1.0 \hspace{0.2cm} V, \hspace{0.2cm} V_{enable} = V_{in}, \hspace{0.2cm} C_{in} = \hspace{0.2cm} 1.0 \hspace{0.2cm} \mu\text{F}, \hspace{0.2cm} C_{out} = \hspace{0.2cm} 1.0 \hspace{0.2cm} \mu\text{F}, \hspace{0.2cm} T_{J} = \hspace{0.2cm} 25^{\circ}\text{C}, \hspace{0.2cm} unless = \hspace{0.2cm} 1.0 \hspace{0.2cm} \mu\text{F}, \hspace{0.2cm} C_{out} = \hspace{0.2cm} 1.0 \hspace{0.2cm} \mu\text{F}, \hspace{0.2cm$ otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (T _A = 25°C, I _{out} = 10 mA)	V _{out}				V
1.5 V		1.455	1.5	1.545	
1.8 V 2.5 V		1.746 2.425	1.8 2.5	1.854 2.575	
2.5 V 2.7 V		2.425	2.5	2.754	
2.8 V		2.744	2.8	2.856	
3.0 V		2.94	3.0	3.06	
3.1 V		3.038	3.1	3.162	
3.3 V		3.234	3.3	3.366	
5.0 V		4.900	5.0	5.100	
Output Voltage ($T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}, I_{\text{out}} = 10 \text{ mA}$)	V _{out}	4 455	4.5	4 5 4 5	V
1.5 V		1.455	1.5	1.545	
1.8 V 2.5 V		1.746 2.425	1.8 2.5	1.854 2.575	
2.7 V		2.619	2.7	2.781	
2.8 V		2.716	2.8	2.884	
3.0 V		2.910	3.0	3.09	
3.1 V		3.007	3.1	3.193	
3.3 V		3.201	3.3	3.399	
5.0 V		4.900	5.0	5.100	
Line Regulation (I _{out} = 10 mA)	Reg _{line}				mV/V
1.5 V-4.4 V (V _{in} = V _{out(nom.)} + 1.0 V to 6.0 V)		_	1.0 1.0	3.0 3.0	
4.5 V-5.0 V (V _{in} = 5.5 V to 6.0 V)	D				>// A
Load Regulation (I _{out} = 1.0 mA to 80 mA)	Reg _{load}	_	0.3	0.8	mV/mA
Output Current ($V_{out} = (V_{out} \text{ at } I_{out} = 80 \text{ mA}) -3\%$)	I _{o(nom.)}	0.0	000		mA
$1.5 \text{ V} - 3.9 \text{ V} \text{ (V}_{in} = \text{V}_{out(nom.)} + 2.0 \text{ V})$		80 80	200 200	_	
$4.0 \text{ V} - 5.0 \text{ V} (\text{V}_{\text{in}} = 6.0 \text{ V})$., .,	00	200	_	.,
Dropout Voltage ($T_A = -40^{\circ}C$ to 85°C, $I_{out} = 80$ mA, Measured at $V_{out} = 3.0\%$)	V _{in} -V _{out}				mV
1.5 V		_	450	550	
1.8 V		_	350	450	
2.5 V		_	220	300	
2.7 V		_	200	300	
2.8 V		_	200	300	
3.0 V 3.1 V		_	180 170	300 300	
3.3 V		_	160	300	
5.0 V			120	300	
Quiescent Current (T _A = -40°C to 85°C)	IQ				μΑ
(Enable Input = 0 V)		_	0.1	1.0	
(Enable Input = V _{in} , I _{out} = 1.0 mA to I _{o(nom.)})		-	40	90	
Output Short Circuit Current (Vout = 0 V)	I _{out(max)}				mA
$1.5 \text{ V} - 3.9 \text{ V} (V_{\text{in}} = V_{\text{out(nom.)}} + 2.0 \text{ V})$		150	250	400	
4.0 V-5.0 V (V _{in} = 6.0 V)		150	250	400	
Output Voltage Noise (f = 100 Hz to 100 kHz)	V_n		465		μVrms
$I_{out} = 30 \text{ mA}, C_{out} = 1 \mu F$		_	180	-	
Ripple Rejection (f = 1.0 kHz, 60 mA)	RR	-	50	-	dB
Enable Input Threshold Voltage	V _{th(en)}				V
(Voltage Increasing, Output Turns On, Logic High)		1.3	_	-	
(Voltage Decreasing, Output Turns Off, Logic Low)	_	_	_	0.3	
Output Voltage Temperature Coefficient	T _C	-	± 100	-	ppm/°C

^{3.} Maximum package power dissipation limits must be observed.

$$PD = \frac{TJ(max) - TA}{RAJA}$$

 $PD = \frac{TJ(max) - TA}{R_{\theta}JA}$ 4. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

TYPICAL CHARACTERISTICS




Figure 2. Dropout Voltage vs. Temperature

Figure 3. Output Voltage vs. Temperature




Figure 4. Quiescent Current vs. Temperature




Figure 6. Ground Pin Current vs. Input Voltage

Figure 7. Ripple Rejection vs. Frequency

Figure 5. Quiescent Current vs. Input Voltage

TYPICAL CHARACTERISTICS




Figure 8. Output Noise Density

Figure 9. Line Transient Response




Figure 10. Load Transient Response

Figure 11. Turn-on Response




Figure 12. Output Voltage vs. Input Voltage

DEFINITIONS

Load Regulation

The change in output voltage for a change in output current at a constant temperature.

Dropout Voltage

The input/output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output drops 3.0% below its nominal. The junction temperature, load current, and minimum input supply requirements affect the dropout level.

Maximum Power Dissipation

The maximum total dissipation for which the regulator will operate within its specifications.

Quiescent Current

The quiescent current is the current which flows through the ground when the LDO operates without a load on its output: internal IC operation, bias, etc. When the LDO becomes loaded, this term is called the Ground current. It is actually the difference between the input current (measured through the LDO input pin) and the output current.

Line Regulation

The change in output voltage for a change in input voltage. The measurement is made under conditions of low dissipation or by using pulse technique such that the average chip temperature is not significantly affected.

Line Transient Response

Typical over and undershoot response when input voltage is excited with a given slope.

Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 160°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating.

Maximum Package Power Dissipation

The maximum power package dissipation is the power dissipation level at which the junction temperature reaches its maximum operating value, i.e. 125°C. Depending on the ambient power dissipation and thus the maximum available output current.

APPLICATIONS INFORMATION

A typical application circuit for the NCP512 series is shown in Figure 1, front page.

Input Decoupling (C1)

A $1.0~\mu F$ capacitor either ceramic or tantalum is recommended and should be connected close to the NCP512 package. Higher values and lower ESR will improve the overall line transient response.

TDK capacitor: C2012X5R1C105K, or C1608X5R1A105K

Output Decoupling (C2)

The NCP512 is a stable regulator and does not require any specific Equivalent Series Resistance (ESR) or a minimum output current. Capacitors exhibiting ESRs ranging from a few $m\Omega$ up to 5.0 Ω can thus safely be used. The minimum decoupling value is 1.0 μF and can be augmented to fulfill stringent load transient requirements. The regulator accepts ceramic chip capacitors as well as tantalum capacitors. Larger values improve noise rejection and load regulation transient response.

TDK capacitor: C2012X5R1C105K, C1608X5R1A105K, or C3216X7R1C105K

Enable Operation

The enable pin will turn on the regulator when pulled high and turn off the regulator when pulled low. These limits of threshold are covered in the electrical specification section of this data sheet. If the enable is not used then the pin should be connected to $V_{\rm in}$.

Hints

Please be sure the Vin and Gnd lines are sufficiently wide. When the impedance of these lines is high, there is a chance to pick up noise or cause the regulator to malfunction. Set external components, especially the output capacitor, as close as possible to the circuit, and make leads as short as possible.

Thermal

As power across the NCP512 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material and also the ambient temperature effect the rate of temperature rise for the part. This is stating that when the NCP512 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power dissipation applications.

The maximum dissipation the package can handle is given by:

$$PD = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}}$$

If junction temperature is not allowed above the maximum 125°C, then the NCP512 can dissipate up to 250 mW @ 25°C.

The power dissipated by the NCP512 can be calculated from the following equation:

$$P_{tot} = [V_{in} * I_{gnd} (I_{out})] + [V_{in} - V_{out}] * I_{out}$$

or


$$V_{inMAX} = \frac{P_{tot} + V_{out} * I_{out}}{I_{and} + I_{out}}$$

If an 80 mA output current is needed then the ground current from the data sheet is 40 μ A. For an NCP512 (3.0 V), the maximum input voltage will then be 6.12 V.

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SC70-5 (SC-88A/SOT-353)

ORDERING INFORMATION


Device	Nominal Output Voltage*	Marking	Package	Shipping
NCP512SQ15T1	1.5	LCK		
NCP512SQ18T1	1.8	LCL		
NCP512SQ25T1	2.5	LCM	2072 5	3000 Units/
NCP512SQ27T1	2.7	LCN		
NCP512SQ28T1	2.8	LCO	SC70-5	
NCP512SQ30T1	3.0	LCP	(SC-88A/SOT-353)	7" Tape & Reel
NCP512SQ31T1	3.1	LFO		
NCP512SQ33T1	3.3	LCQ		
NCP512SQ50T1	5.0	LCR		

^{*}Additional voltages in 100 mV steps are available upon request by contacting your ON Semiconductor representative.

PACKAGE DIMENSIONS

SC70-5/SC-88A/SOT-353 SQ SUFFIX

CASE 419A-02 ISSUE G



NOTES:

- 1. DIMENSIONING AND TOLERANCING
- PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
- 3. 419A-01 OBSOLETE. NEW STANDARD 419A-02.
- 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.071	0.087	1.80	2.20	
В	0.045	0.053	1.15	1.35	
С	0.031	0.043	0.80	1.10	
D	0.004	0.012	0.10	0.30	
G	0.026 BSC		0.65 BSC		
Н		0.004		0.10	
J	0.004	0.010	0.10	0.25	
K	0.004	0.012	0.10	0.30	
N	0.008 REF		0.20 REF		
S	0.079	0.087	2.00	2.20	

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

NCP512/D