

1.0 mA, 10 MHz Bandwidth, Rail-to-Rail Op Amp

Features

· Gain Bandwidth Product: 10 MHz (typ.)

Supply Current: I_Q = 1.0 mA
 Supply Voltage: 2.4V to 5.5V
 Rail-to-Rail Input/Output

• Extended Temperature Range: -40°C to +125°C

· Available in Single, Dual and Quad Packages

Single with Chip Select (CS) (MCP6293)

Applications

· Automotive

· Portable Equipment

· Photodiode Pre-amps

Analog Filters

· Notebooks and PDAs


· Battery-Powered Systems

Available Tools

· SPICE Macro Model (at www.microchip.com)

• FilterLab[®] Software (at www.microchip.com)

Typical Application




Description

The Microchip Technology Inc. MCP6291/2/3/4 family of operational amplifiers (op amps) provide wide bandwidth for the current. This family has a 10 MHz gain bandwidth product and 65° phase margin. This family also operates from a single supply voltage as low as 2.4V, while drawing 1 mA (typ.) quiescent current. In addition, the MCP6291/2/3/4 supports rail-to-rail input and output swing, with a common mode input voltage range of $V_{DD} + 300 \ mV$ to V_{SS} - $300 \ mV$. This family of operational amplifiers is designed with Microchip's advanced CMOS process.

The MCP6291/2/3/4 family operates in the Extended Temperature Range of -40°C to +125°C. It also has a power supply range of 2.4V to 5.5V.

Package Types



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

V _{DD} - V _{SS}	7.0V
All Inputs and Outputs	. V _{SS} -0.3V to V _{DD} +0.3V
Difference Input Voltage	V _{DD} - V _{SS}
Output Short Circuit Current	continuous
Current at Input Pins	±2 mA
Current at Output and Supply Pins .	±30 mA
Storage Temperature	65°C to +150°C
Junction Temperature (T _J)	+150°C
ESD Protection On All Pins (HBM/M	M)≥ 4 kV/200V

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE

Name	Function			
V_{IN} +, V_{INA} +, V_{INB} +, V_{INC} +, V_{IND} +	Non-inverting Inputs			
V _{IN} -, V _{INA} -, V _{INB} -, V _{INC} -, V _{IND} -	Inverting Inputs			
V_{DD}	Positive Power Supply			
V _{SS}	Negative Power Supply			
V _{OUT} , V _{OUTA} , V _{OUTB} , V _{OUTC} , V _{OUTD}	Outputs			
NC	No Internal Connection			
<u>cs</u>	Chip Select			

DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics : Unless oth R _L = 10 k Ω to V _{DD} /2, and V _{OUT} \approx V _{DD} /2.	ierwise indicate 2.	d, T _A = +25	s°C, V _{DD} =	= +2.4V to +	-5.5V, V _S ;	$_{\rm S}$ = GND, $V_{\rm CM}$ = $V_{\rm DD}/2$,
Parameters	Sym	Min	Тур	Max	Units	Conditions
Input Offset	•					
Input Offset Voltage	V _{OS}	-3.0	_	+3.0	mV	V _{CM} = V _{SS}
Input Offset Voltage (Extended Temperature)	V _{OS}	-5.0	_	+5.0	mV	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C},$ $V_{CM} = V_{SS}, V_{DD} = 3.0 \text{V to } 5.5 \text{V}$
Input Offset Temperature Drift	$\Delta V_{OS}/\Delta T_{A}$	1	±1.7	1	μV/°C	$T_A = -40$ °C to +125°C, $V_{DD} = 3.0$ V to 5.5V
Power Supply Rejection	PSRR	70	90	1	dB	$V_{CM} = V_{SS}$
Input Bias, Input Offset Current and	Impedance	-				
Input Bias Current	I _B	_	±1.0	_	pА	
Overtemperature	I _B	1	50	200	pА	$T_A = +85^{\circ}C$
Overtemperature	I _B		2	5	nA	T _A = +125°C, V _{DD} = 3.0V to 5.5V
Input Offset Current	Ios	_	±1.0	_	pA	
Common Mode Input Impedance	Z _{CM}	_	10 ¹³ 6	_	Ω pF	
Differential Input Impedance	Z _{DIFF}	_	10 ¹³ 3	_	Ω pF	
Common Mode						
Common Mode Input Range	V_{CMR}	V _{SS} -0.3	_	V _{DD} +0.3	V	
Common Mode Rejection Ratio	CMRR	70	85	_	dB	$V_{CM} = -0.3V$ to 2.5V, $V_{DD} = 5V$
Common Mode Rejection Ratio	CMRR	65	80	_	dB	$V_{CM} = -0.3V \text{ to } 5.3V, V_{DD} = 5V$
Open-Loop Gain						
DC Open-Loop Gain (large signal)	A _{OL}	90	110	1	dB	V_{OUT} = 0.2V to V_{DD} - 0.2V, V_{CM} = V_{SS}
Output						
Maximum Output Voltage Swing	V_{OL}, V_{OH}	V _{SS} +15	_	V _{DD} -15	mV	
Output Short-Circuit Current	I _{SC}	_	±25	_	mA	
Power Supply						
Supply Voltage	V_{DD}	2.4	_	5.5	V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$
	V_{DD}	3.0	_	5.5	V	$T_A = +86^{\circ}C \text{ to } +125^{\circ}C$
Quiescent Current per Amplifier	IQ	0.7	1.0	1.3	mA	I _O = 0

f = 0.1 Hz to 10 Hz

μVp-p

fA/√Hz

 nV/\sqrt{Hz} f = 10 kHz

f = 1 kHz

AC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +2.4$ V to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ to $V_{DD}/2$, and $C_L = 60 \text{ pF}$. **Parameters** Sym Min Тур Units Conditions Max AC Response Gain Bandwidth Product **GBWP** 10.0 MHz Phase Margin at Unity-Gain PM65 Slew Rate 7 SR V/µs Noise

3.5

8.7

3

 E_{ni}

 e_{ni}

i_{ni}

TEMPERATURE SPECIFICATIONS

Input Noise Voltage

Input Noise Voltage Density

Input Noise Current Density

Electrical Characteristics: Unless otherwise indicated, V_{DD} = +2.4V to +5.5V, and V_{SS} = GND.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Temperature Ranges									
Operating Temperature Range	T _A	-40	_	+125	°C	(Note)			
Storage Temperature Range	T _A	-65	_	+150	°C				
Thermal Package Resistances									
Thermal Resistance, 8L-PDIP	θ_{JA}	_	85	_	°C/W				
Thermal Resistance, 8L-SOIC	θ_{JA}	_	163	_	°C/W				
Thermal Resistance, 8L-MSOP	θ_{JA}	_	206	_	°C/W				
Thermal Resistance, 14L-PDIP	θ_{JA}	_	70	_	°C/W				
Thermal Resistance, 14L-SOIC	θ_{JA}	_	120	_	°C/W				
Thermal Resistance, 14L-TSSOP	θ_{JA}	_	100	_	°C/W				

Note: The Junction Temperature (T_J) must not exceed the Absolute Maximum specification of +150°C.

MCP6293 CHIP SELECT (CS) SPECIFICATIONS

	Electrical Characteristics: Unless otherwise indicated, T_A = +25°C, V_{DD} = +2.4V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, R_L = 10 kΩ to $V_{DD}/2$, and C_L = 60 pF.								
Parameters	Sym	Min	Тур	Max	Units	Conditions			
CS Low Specifications									
CS Logic Threshold, Low	V _{IL}	V_{SS}	_	0.2 V _{DD}	V				
CS Input Current, Low	I _{CSL}	_	0.01	_	μΑ	CS = V _{SS}			
CS High Specifications									
CS Logic Threshold, High	V _{IH}	0.8 V _{DD}	_	V_{DD}	V				
CS Input Current, High	I _{CSH}	_	0.7	2	μΑ	CS = V _{DD}			
CS Input High, GND Current	IQ	_	-0.7	_	μΑ	CS = V _{DD}			
Amplifier Output Leakage, CS High	_	_	0.01	_	μΑ	$\overline{\text{CS}} = \text{V}_{\text{DD}}$			
Dynamic Specifications									
CS Low to Valid Amplifier Output, Turn-on Time	t _{ON}		4	10	μs	$\overline{\text{CS}} \text{ Low} \le 0.2 \text{ V}_{\text{DD}}, \text{ G} = +1 \text{ V/V}, \\ \text{V}_{\text{IN}} = \text{V}_{\text{DD}}/2, \text{ V}_{\text{OUT}} = 0.9 \text{ V}_{\text{DD}}/2, \\ \text{V}_{\text{DD}} = 5.0 \text{V}$			
CS High to Amplifier Output High-Z	t _{OFF}	_	0.01	_	μs	$\overline{\text{CS}}$ High \geq 0.8 V _{DD} , G = +1 V/V, V _{IN} = V _{DD} /2, V _{OUT} = 0.1 V _{DD} /2			
Hysteresis	V _{HYST}	_	0.6	_	V	V _{DD} = 5V			

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Histogram of Input Offset Voltage.




FIGURE 2-2: Histogram of Input Bias Current with $T_A = +85$ °C.




FIGURE 2-3: Input Offset Voltage vs. Common Mode Input Voltage with $V_{DD} = 2.4V$.




FIGURE 2-4: Histogram of Input Offset Voltage Drift.




FIGURE 2-5: Histogram of Input Bias Current with $T_A = +125$ °C.




FIGURE 2-6: Input Offset Voltage vs. Common Mode Input Voltage with $V_{DD} = 3.0V$.




FIGURE 2-7: Input Offset Voltage vs. Common Mode Input Voltage with $V_{DD} = 5.5V$.




FIGURE 2-8: CMRR, PSRR vs. Frequency.




FIGURE 2-9: Input Bias, Input Offset Currents vs. Common Mode Input Voltage with $T_A = +85$ °C.




FIGURE 2-10: Input Offset Voltage vs. Output Voltage.




FIGURE 2-11: CMRR, PSRR vs. Ambient Temperature.




FIGURE 2-12: Input Bias, Input Offset Currents vs. Common Mode Input Voltage with $T_A = +125$ °C.




FIGURE 2-13: Input Bias, Input Offset Currents vs. Ambient Temperature $V_{DD} = 5.5V$.




FIGURE 2-14: Maximum Output Voltage Swing vs. Frequency.




FIGURE 2-15: Open-Loop Gain, Phase vs. Frequency.




FIGURE 2-16: Quiescent Current vs. Power Supply Voltage.




FIGURE 2-17: Output Voltage Headroom vs. Output Current Magnitude.




FIGURE 2-18: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-19: Slew Rate vs. Ambient Temperature.




FIGURE 2-20: Input Noise Voltage Density vs. Frequency.




FIGURE 2-21: Quiescent Current vs. Chip Select (\overline{CS}) Voltage with V_{DD} = 2.4V (MCP6293 only).




FIGURE 2-22: Channel-to-Channel Separation vs. Frequency (MCP6292 and MCP6294).




FIGURE 2-23: Input Noise Voltage Density vs. Common Mode Input Voltage at 10 kHz.




FIGURE 2-24: Quiescent Current vs. Chip Select $\overline{(CS)}$ Voltage with $V_{DD} = 5.5V$ (MCP6293 only).




FIGURE 2-25: Chip Select (\overline{CS}) to Amplifier Output Response Time with $V_{DD} = 2.4V$ (MCP6293 only).




FIGURE 2-26: Large Signal Non-inverting Pulse Response.




FIGURE 2-27: Small Signal Non-inverting Pulse Response.




FIGURE 2-28: Chip Select (\overline{CS}) to Amplifier Output Response Time with $V_{DD} = 5.5V$ (MCP6293 only).




FIGURE 2-29: Large Signal Inverting Pulse Response.




FIGURE 2-30: Small Signal Inverting Pulse Response.




FIGURE 2-31: Output Short-Circuit Current vs. Power Supply Voltage.

3.0 APPLICATION INFORMATION

The MCP6291/2/3/4 family of op amps is manufactured using Microchip's state-of-the-art CMOS process, specifically designed for low cost, low power and general-purpose applications. The low supply voltage, low quiescent current and wide bandwidth makes the MCP6291/2/3/4 ideal for battery-powered applications.

3.1 Rail-to-Rail Input

The MCP6291/2/3/4 op amps are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 3-1 shows the input voltage exceeding the supply voltage without any phase reversal.




FIGURE 3-1: The MCP6291/2/3/4 Show No Phase Reversal.

The input stage of the MCP6291/2/3/4 op amp uses two differential input stages in parallel. One operates at low common mode input voltage (V_{CM}), while the other operates at high V_{CM} . With this topology, the device operates with V_{CM} up to 300 mV above V_{DD} and 300 mV below V_{SS} . The Input Offset Voltage is measured at V_{CM} = V_{SS} - 300 mV and V_{DD} + 300 mV to ensure proper operation.

Input voltages that exceed the input voltage range (V_{SS} - 0.3V to V_{DD} + 0.3V at 25°C) can cause excessive current to flow into or out of the input pins. Current beyond ±2 mA can cause reliability problems. Applications that exceed this rating must be externally limited with a resistor, as shown in Figure 3-2.




FIGURE 3-2: Input Current Limiting Resistor (R_{IN}) .

3.2 Rail-to-Rail Output

The output voltage range of the MCP6291/2/3/4 op amp is V_{DD} - 15 mV (min.) and V_{SS} + 15 mV (max.) when R_L = 10 k Ω is connected to $V_{DD}/2$ and V_{DD} = 5.5V. Refer to Figure 2-17 for more information.

3.3 MCP6293 Chip Select (CS)

The MCP6293 is a single amplifier with Chip Select ($\overline{\text{CS}}$). When $\overline{\text{CS}}$ is pulled high, the supply current drops to 0.7 μA (typ) and flows through the $\overline{\text{CS}}$ pin to V_{SS}. When this happens, the amplifier output is put into a high-impedance state. By pulling $\overline{\text{CS}}$ low, the amplifier is enabled. If the $\overline{\text{CS}}$ pin is left floating, the amplifier may not operate properly. Figure 3-3 shows the output voltage and supply current response to a $\overline{\text{CS}}$ pulse.




FIGURE 3-3: Timing Diagram for the Chip Select (CS) pin on the MCP6293.

3.4 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity-gain buffer (G = +1) is the most sensitive to capacitive loads, though all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g., $> 100 \, \text{pF}$ when G = +1), a small series resistor at the output (R_{ISO} in Figure 3-4) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. It does not, however, improve the bandwidth.




FIGURE 3-4: Output resistor, R_{ISO} stabilizes large capacitive loads.

To select $R_{\rm ISO},$ check the frequency response peaking (or step response overshoot) on the bench (or with the MCP6291/2/3/4 SPICE Macro Model). If the response is reasonable, you do not need $R_{\rm ISO}.$ Otherwise, start $R_{\rm ISO}$ at 100Ω and modify its value until the response is reasonable.

3.5 Supply Bypass

With this family of operational amplifiers, the power supply pin (V_{DD} for single supply) should have a local bypass capacitor (i.e., 0.01 μ F to 0.1 μ F) within 2 mm for good high-frequency performance. It also needs a bulk capacitor (i.e., 1 μ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other parts.

3.6 PCB Surface Leakage

In applications where low input bias current is critical, PCB (printer circuit board) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA, if current-to-flow, which is greater than the MCP6291/2/3/4 family's bias current at 25°C (1 pA, typ).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 3-5.




FIGURE 3-5: Example Guard Ring Layout for Inverting Gain.

- For Inverting (Figure 3-5) and Transimpedance Amplifiers (convert current to voltage, such as photo detectors):
 - Connect the guard ring to the non-inverting input pin (V_{IN}+). This biases the guard ring to the same reference voltage as the op amp (e.g., V_{DD}/2 or ground).
 - b. Connect the inverting pin (V_{1N}^-) to the input with a wire that does not touch the PCB surface.
- 2. Non-inverting Gain and Unity-Gain Buffer:
 - a. Connect the non-inverting pin $(V_{\text{IN}}^{}+)$ to the input with a wire that does not touch the PCB surface.
 - Connect the guard ring to the inverting input pin (V_{IN}-). This biases the guard ring to the common mode input voltage.

3.7 Application Circuits

3.7.1 MULTIPLE FEEDBACK LOWPASS FILTER

The MCP6291/2/3/4 op amp can be used in active-filter applications. Figure 3-6 shows an inverting, third-order, Multiple Feedback Lowpass filter that can be used as an anti-aliasing filter.




FIGURE 3-6: Multiple Feedback Lowpass Filter.

This filter, and others, can be designed using Microchip's FilterLab $^{\circledR}$ software, which is available on our web site (www.microchip.com).

3.7.2 PHOTO DIODE AMPLIFIER

Figure 3-7 shows a photo diode biased in the photovoltaic mode for high precision. The resistor R converts the diode current I_D to the voltage V_{OUT} . The capacitor is used to limit the bandwidth or to stabilize the circuit against the diode's capacitance (it is not always needed).




FIGURE 3-7: Photo Diode Amplifier.

4.0 DESIGN TOOLS

Microchip provides the basic design tools needed for the MCP6291/2/3/4 family of op amps.

4.1 SPICE Macro Model

The latest SPICE Macro Model for the MCP6291/2/3/4 op amps is available on our web site at www.microchip.com. This model is intended as an initial design tool that works well in the op amp's linear region of operation at room temperature. See the model file for information on its capabilities.


Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.


4.2 FilterLab® Software

Microchip's FilterLab software is an innovative tool that simplifies analog active-filter (using op amps) design. Available at no cost from our web site at www.microchip.com, the FilterLab active-filter software design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

5.0 PACKAGING INFORMATION

5.1 Package Marking Information





Legend: XX...X Customer specific information*


YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')


NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.


Standard marking consists of Microchip part number, year code, week code, traceability code (facility code, mask rev#, and assembly code). For marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.

Package Marking Information (Continued)






14-Lead SOIC (150 mil) (MCP6294)




14-Lead TSSOP (MCP6294)



Example:




Example:



Example:



8-Lead Plastic Dual In-line (P) - 300 mil (PDIP)



	Units		INCHES*		N	IILLIMETERS	3
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eВ	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-001

Drawing No. C04-018

^{*} Controlling Parameter § Significant Characteristic

8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)




	Units		INCHES*		N	IILLIMETERS	3
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.019	.025	.030	0.48	0.62	0.76
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-057

^{*} Controlling Parameter § Significant Characteristic

8-Lead Plastic Micro Small Outline Package (MS) (MSOP)



	Units		INCHES		М	ILLIMETERS	+
Dimension Lim	its	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.026 BSC			0.65 BSC	
Overall Height	Α	ı	ı	.043	ı	ı	1.10
Molded Package Thickness	A2	.030	.033	.037	0.75	0.85	0.95
Standoff	A1	.000	-	.006	0.00	-	0.15
Overall Width	Е		.193 TYP.			4.90 BSC	
Molded Package Width	E1		.118 BSC			3.00 BSC	
Overall Length	D		.118 BSC			3.00 BSC	
Foot Length	L	.016	.024	.031	0.40	0.60	0.80
Footprint (Reference)	F		.037 REF			0.95 REF	
Foot Angle	ф	0°	-	8°	0°	-	8°
Lead Thickness	С	.003	.006	.009	0.08	-	0.23
Lead Width	В	.009	.012	.016	0.22	-	0.40
Mold Draft Angle Top	α	5°	-	15°	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°	5°	-	15°

*Controlling Parameter


Notes

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-187

Drawing No. C04-111

14-Lead Plastic Dual In-line (P) - 300 mil (PDIP)




	Units		INCHES*		N	IILLIMETERS	3
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.740	.750	.760	18.80	19.05	19.30
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-005

^{*} Controlling Parameter § Significant Characteristic

14-Lead Plastic Small Outline (SL) - Narrow, 150 mil (SOIC)



	Units		INCHES*		N	IILLIMETERS	3
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	E	.228	.236	.244	5.79	5.99	6.20
Molded Package Width	E1	.150	.154	.157	3.81	3.90	3.99
Overall Length	D	.337	.342	.347	8.56	8.69	8.81
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-065

^{*} Controlling Parameter § Significant Characteristic

14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)



	Units		INCHES		N	IILLIMETERS	S*
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.026			0.65	
Overall Height	Α			.043			1.10
Molded Package Thickness	A2	.033	.035	.037	0.85	0.90	0.95
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Overall Width	Е	.246	.251	.256	6.25	6.38	6.50
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.193	.197	.201	4.90	5.00	5.10
Foot Length	L	.020	.024	.028	0.50	0.60	0.70
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	B1	.007	.010	.012	0.19	0.25	0.30
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side. JEDEC Equivalent: MO-153 Drawing No. C04-087

^{*} Controlling Parameter § Significant Characteristic

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

		on pricing of delivery, refer to the factory of			
PART NO.	X	<u>/xx</u>	Exa	amples:	
Device	 Temperature	 Package	a)	MCP6291-E/SN:	Extended Temperature, 8LD SOIC package
	Range		b)	MCP6291-E/MS:	Extended Temperature, 8LD MSOP package.
			c)	MCP6291-E/P:	Extended Temperature, 8LD PDIP package.
Device:	MCP6291: MCP6291T:	Single Operational Amplifier Single Operational Amplifier (Tape and Reel) (SOIC, MSOP)	d)	MCP6291T-E/SN:	Tape and Reel, Extended Temperature,
	MCP6292: MCP6292T: MCP6293:	Dual Operational Amplifier Dual Operational Amplifier (Tape and Reel) (SOIC, MSOP) Single Operational Amplifier with Chip	e)	MCP6291T-E/MS:	8LD SOIC package. Tape and Reel, Extended Temperature, 8LD MSOP package.
	11101 0200.	Select	۵)	MCP6292-E/SN:	Extended Temperature
	MCP6293T:	Single Operational Amplifier with Chip Select (Tape and Reel) (SOIC, MSOP)	a)		Extended Temperature, 8LD SOIC package
	MCP6294:	Quad Operational Amplifier	b)	MCP6292-E/MS:	Extended Temperature, 8LD MSOP package.
	MCP6294T:	Quad Operational Amplifier (Tape and Reel) (SOIC, TSSOP)	c)	MCP6292-E/P:	Extended Temperature, 8LD PDIP package.
Temperature Range:	E = -40°C	to +125°C	d)	MCP6292T-E/SN:	Tape and Reel, Extended Temperature,
			e)	MCP6292T-E/MS:	
Package:	P = Plastic	MSOP, 8-lead DIP (300 mil Body), 8-lead, 14-lead SOIC, (150 mil Body), 8-lead			Extended Temperature, 8LD MSOP package.
	SL = Plastic	SOIC (150 mil Body), 14-lead	a)	MCP6293-E/SN:	Extended Temperature, 8LD SOIC package
	ST = Plastic	TSSOP (4.4mm Body), 14-lead	b)	MCP6293-E/MS:	Extended Temperature, 8LD MSOP package.
			c)	MCP6293-E/P:	Extended Temperature, 8LD PDIP package.
			d)	MCP6293T-E/SN:	
			e)	MCP6293T-E/MS:	
			a)	MCP6294-E/P:	Extended Temperature, 14LD PDIP package
			b)	MCP6294T-E/SL:	Tape and Reel, Extended Temperature, 14LD SOIC package.
			c)	MCP6294-E/SL:	Extended Temperature, 14LD SOIC package.
			d)	MCP6294-E/ST:	Extended Temperature, 14LD TSSOP package.
			e)	MCP6294T-E/ST:	Tape and Reel, Extended Temperature, 14LD TSSOP package.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, Keeloq, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Application Maestro, dsPICDEM, dsPICDEM.net, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334

Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950

Fax: 408-436-7955 Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Unit 915

Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower

No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Unit 28F. World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China

Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building No. 2 Fengxiangnan Road, Ronggui Town Shunde City, Guangdong 528303, China Tel: 86-765-8395507 Fax: 86-765-8395571

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China

Tel: 86-532-5027355 Fax: 86-532-5027205

India

Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan

Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

FUROPE

Austria

Durisolstrasse 2 A-4600 Wels Austria

Tel: 43-7242-2244-399

Fax: 43-7242-2244-393

Denmark

Regus Business Centre Lautrup hoj 1-3

Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910

France

Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20

Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781

Fax: 33-1-69-30-90-79

Netherlands

P. A. De Biesbosch 14 NL-5152 SC Drunen, Netherlands

Tel: 31-416-690399 Fax: 31-416-690340 United Kingdom

505 Eskdale Road Winnersh Triangle Wokingham

Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

07/28/03