

# DATA SHEET

## **TDA8730** PLL FM demodulator for DBS signals

Preliminary specification  
File under Integrated Circuits, IC02

March 1991

## PLL FM demodulator for DBS signals

## TDA8730

### FEATURES

- Broadband IF amplifier
- PLL demodulator, consisting of:
  - a multiplier
  - a voltage controlled oscillator
  - a loop amplifier
- AGC detector and DC amplifier
- LOW impedance video and data output
- Power supply voltage stabilizer

### GENERAL DESCRIPTION

The TDA8730 is a sensitive PLL demodulator for the second IF and direct broadcasting satellite (DBS) receivers. It provides AGC output and threshold adjustment for optimal signal level at the input of the demodulator.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	supply voltage		–	9	–	V
$I_{DD}$	supply current		–	75	–	mA
$V_I$	input voltage level		–	70	–	dB $\mu$ V
$f_{osc}$	minimum oscillator frequency		–	130	–	MHz
$f_{osc}$	maximum oscillator frequency		–	720	–	MHz
$V_O$	video output signal amplitude (peak-to-peak value)	note 1	–	1.1	–	V
$V_{AGC}$	AGC output voltage		1.8	–	$V_{DD}$	V

#### Note

1.  $\Delta f = 13.5$  MHz (peak-to-peak value)

### ORDERING AND PACKAGE INFORMATION


EXTENDED TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
TDA8730	16	DIL	plastic	SOT38GE <sup>(1)</sup>

#### Note

1. SOT38-1; 1996 December 4.

## PLL FM demodulator for DBS signals

TDA8730



## PINNING

SYMBOL	PIN	DESCRIPTION
AGCO	1	AGC output
AGCFC	2	AGC frequency compensation
OSCIN1	3	oscillator input 1
GND	4	GND
OSCIN2	5	oscillator input 2
GND1	6	ground 1
VDO	7	variable capacitor drive output
Fi	8	feedback input
VO	9	video output
GND2	10	ground 2
SDN	11	stabilizer decoupling node
V <sub>DD</sub>	12	supply voltage +9 V
RFIN2	13	RF input 2
RFIN1	14	RF input 1
RFGND	15	RF ground
AGCTS	16	AGC threshold setting

## APPLICATIONS

Direct broadcasting satellite (DBS) receivers.

PLL FM demodulator for DBS signals

TDA8730




Fig.2 Block diagram.

## PLL FM demodulator for DBS signals

TDA8730

**FUNCTIONAL DESCRIPTION**

The TDA8730 is a PLL FM demodulator intended for use in satellite tuners. It can demodulate frequency deviations ranging from 13.5 MHz<sub>(p-p)</sub> (DBS services) up to 25 MHz<sub>(p-p)</sub> (FSS services) and offers a high demodulation linearity. The circuit is optimized for operation at 479.5 MHz (the European IF for satellite tuners) and can handle the various broadcasting standards that are in use (including MAC). Due to the PLL principle, demodulation noise threshold extension is possible. The high sensitivity of the balanced IF input reduces the additional gain, required in the tuner. An on chip AGC circuit delivers a gain control signal for use by the tuner IF amplifier, and a voltage regulator makes the circuit insensitive supply voltage changes.

**LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>DD</sub>	supply voltage	-0.3	11	V
I <sub>DD</sub>	input voltage	-0.3	V <sub>DD</sub>	V
I <sub>O(source)</sub>	output source current	-	10	mA
V <sub>AGC</sub>	AGC output voltage	-	11	V
t <sub>sc</sub>	max short circuit time of outputs	10	-	s
V <sub>AGC(adj)</sub>	AGC threshold adjustment voltage	-0.3	V <sub>DD</sub>	V
T <sub>stg</sub>	storage temperature	-55	150	°C
T <sub>j</sub>	junction temperature	-	150	°C
T <sub>amb</sub>	operating ambient temperature	-25	85	°C

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
R <sub>th j-a</sub>	from-junction-to-ambient in free air	55	-	K/W

## PLL FM demodulator for DBS signals

TDA8730

**CHARACTERISTICS**

$V_{DD} = 9\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $f = 480\text{ MHz}$ ; Input level  $70\text{ dB}\mu\text{V}$ ; measured in circuit of Fig.4 unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Supply</b>						
$V_{DD}$	supply voltage	$V_{\text{pin } 12}$ to pin 10 or pin15	8.1	9.0	9.9	V
$I_{DD}$	supply current	$I_{\text{pin } 12}$ ; note 1	–	75	90	mA
<b>Frequency demodulator</b>						
$f_{osc}$	minimum oscillator frequency	–	–	130	–	MHz
$f_{osc}$	maximum oscillator frequency	–	–	720	–	MHz
$V_i$	operating input level	pin 13; note 2	–	70	74	$\text{dB}\mu\text{V}$
S11	input reflection coefficient $ S_{11} $ unbalanced; pin 14 decoupled (50 $\Omega$ reference)	pin 13; note 3	–	0.07	–	
	balanced; 100 $\Omega$ reference	pin 13 to pin 14	–	0.11	–	
Kd	phase detector constant	(level at pin 13 is $70\text{ dB}\mu\text{V}$ )	–	0.45	–	V/rad.
Ko	VCO constant		–	12	–	MHz/V
Ao	open loop gain of loop amplifier	pin 7 to pin 8	–	40	–	dB
f-3 dB	open loop bandwidth of loop amplifier		–	2.8	–	MHz
$Z_{in}$	input impedance of feedback input	pin 8	–	930	–	$\Omega$
$Z_{out}$	output impedance of loop amplifier	pin 7	–	30	50	$\Omega$
le	VCO linearity error over $\Delta f = \pm 10\text{ MHz}$	note 4	–	1	–	%
	shift of DC level at video output for $\Delta V_{DD} = \pm 10\%$ with unmodulated 480 MHz input signal	pin 9	–	–	$\pm 50$	mV
	drift of DC level at video output for $T_{amb} = 25$ to $50\text{ }^{\circ}\text{C}$ with unmodulated 480 MHz input signal	pin 9	–	–	+50	mV
$V_{VCO}$	VCO capture range		$\pm 14$	–	–	MHz
$G_d$	differential gain	note 5	–	–	$\pm 4$	%
$\phi_d$	differential phase	note 5	–	–	$\pm 2$	deg.
MOD	intermodulation	note 6	–	–70	–	dB
<b>AGC</b>						
$V_{IAGC}$	AGC threshold ( $I_{AGC} = 0\text{ mA}$ ) as a function of voltage applied to pin 16 $V_{\text{pin } 16} = 0.8\text{ V}$	pin 13	–	–	67	$\text{dB}\mu\text{V}$
	$V_{\text{pin } 16} = 9.0\text{ V}$	note 7	73	–	–	$\text{dB}\mu\text{V}$
	AGC steepness	pin 1; note 8	–	18	–	mA/dB
	AGC output saturation voltage HIGH at $I = -0.2\text{ mA}$	$V_{\text{pin } 1}$ to pin 10 or pin 15	$V_{DD}-0.5$	–	$V_{DD}$	V
	AGC output saturation voltage LOW at $I = 0.2\text{ mA}$		–	1.8	2.3	V

## PLL FM demodulator for DBS signals

TDA8730

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Video output</b>						
$V_O$	video output signal amplitude ( $\Delta f = 13.5$ MHz p-p)	pin 9 to pin 10 or pin 15	–	1.1	–	V
$V_{O(DC)}$	DC level of video output	pin 9 to pin 10 or pin 15; note 9	3.1	3.5	3.9	V
$Z_O$	output impedance	pin 9	–	30	50	$\Omega$
$Z_L$	AC load impedance	pin 9; note 10	600	–	–	$\Omega$
<b>Voltage regulator</b>						
$V_{ref}$	reference voltage for $ I_{load}  \leq 1$ mA	pin 11; note 11	–	7	–	V
$V_{reg}$	line regulation $8.1$ V $\leq V_{IN} \leq 9.9$ V	pin 11	–	70	–	mV
$I_{load}$	allowable load current	pin 11	–1	–	0	mA

**Notes**

- The supply current is the consumption of the circuit only.  
The current consumption of this application is given by the addition of the supply current of the circuit plus the current consumption of external components in the application given. In this event (Fig.4) the typical current is 80 mA.
- The circuit of Fig.4 is designed for an input level of 70 dB $\mu$ V.  
The maximum allowable input level for PLL design is 74 dB $\mu$ V.  
However, for levels other than 70 dB $\mu$ V the optimum loop filter values will be different from those given in Fig.4.
- In the application circuit of Fig.4 the RF input is asymmetrically driven.  
In order to reduce the influence of oscillator signal coupling to the RF inputs, it is recommended to use a symmetrical drive at both inputs.
- The linearity is specified as the maximum difference between the slope  $df/dV$  at the channel centre frequency (480 MHz) and the slope at 480 MHz  $\pm$  10 MHz.
- Measurements with test signals in accordance with CCIR Rec. 473-3; Fm signal with DBS parameters: pre-and de-emphasis in accordance with CCIR Rec. 405-1, 625 lines PAL TV system. Modulator sensitive 13.5 MHz/V at pre-emphasis cross over frequency 1 V(p-p) video signal at pre-emphasis filter input.
- For the intermodulation measurement, an FM test signal is applied having the following modulating components: 1.5 MHz reference sine wave with a deviation of 9.45 MHz(p-p), 5.5 and 5.75 MHz sine waves with deviation 5.6 MHz(p-p) (so 4.5 dB below the reference, see Fig.3). At the demodulator output the 2nd order intermodulation is defined according to Fig.3. The video output is loaded with 500  $\Omega$  resistor + DC blocking capacitor.
- The voltage applied at pin 16 is allowed to be higher than the minimum supply voltage (8.1 V).
- The voltage at the AGC output (pin 1) decreases when the RF input level at pin 13 increases above the adjusted AGC threshold.
- The DC level at the video output decreases when the RF input frequency increases.  
The DC level at the video output (pin 9) is measured with the VCO switched off because when the oscillator is operating, the DC level is dependent on the application (oscillator into the input).
- The load impedance must have at least the minimum value for a frequency range from DC to the bandwidth of the i.f. filter (usually 27 MHz) since wide-band noise components will also appear at the video output.
- It is possible to use the regulator output voltage (pin 11). The maximum current allowed is 1 mA.  
Possible application as voltage reference source for AFC circuit.

PLL FM demodulator for DBS signals

TDA8730




Fig.3 IM2 product.




Fig.4 Application information.




PLL FM demodulator for DBS signals

TDA8730

PACKAGE OUTLINE

DIP16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1



## PLL FM demodulator for DBS signals

TDA8730

### SOLDERING

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

#### Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg\ max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

### DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.