### **INTEGRATED CIRCUITS**

# DATA SHEET

### TDA8360; TDA8361; TDA8362 Integrated PAL and PAL/NTSC TV processors

Objective specification File under Integrated Circuits, IC02 March 1994

### **Philips Semiconductors**



**PHILIPS** 

## Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

#### **FEATURES**

### Available in TDA8360, TDA8361 and TDA8362

- Vision IF amplifier with high sensitivity and good differential gain and phase
- Multistandard FM sound demodulator (4.5 MHz to 6.5 MHz)
- Integrated chrominance trap and bandpass filters (automatically calibrated)
- Integrated luminance delay line
- RGB control circuit with linear RGB inputs and fast blanking
- Horizontal synchronization with two control loops and alignment-free horizontal oscillator without external components
- Vertical count-down circuit (50/60 Hz) and vertical preamplifier
- Low dissipation (700 mW)
- Small amount of peripheral components compared with competition ICs
- Only one adjustment (vision IF demodulator)
- The supply voltage for the ICs is 8 V. They are mounted in a shrink DIL envelope with 52 pins and are pin compatible.

#### Additional features

#### TDA8360

 Alignment-free PAL colour decoder for all PAL standards, including PAL-N and PAL-M.

#### TDA8361

- PAL/NTSC colour decoder with automatic search system
- Source selection for external audio/video (A/V) inputs (separate Y/C signals can also be applied).

#### TDA8362

- Multistandard vision IF circuit (positive and negative modulation)
- PAL/NTSC colour decoder with automatic search system
- Source selection for external A/V inputs (separate Y/C signals can also be applied)
- Easy interfacing with the TDA8395 (SECAM decoder) for multistandard applications.

#### **GENERAL DESCRIPTION**

The TDA8360, TDA8361 and TDA8362 are single-chip TV processors which contain nearly all small signal functions that are required for a colour television receiver. For a complete receiver the following circuits need to be added: a base-band delay line (TDA4661), a tuner and output stages for audio, video and horizontal and vertical deflection.

Because of the different functional contents of the ICs the set maker can make the optimum choice depending on the requirements for the receiver.

The TDA8360 is intended for simple PAL receivers (all PAL standards, including PAL-N and PAL-M are possible).

The TDA8361 contains a PAL/NTSC decoder and has an A/V switch.

For real multistandard applications the TDA8362 is available. In addition to the extra functions which are available in the TDA8361, the TDA8362 can handle signals with positive modulation and it supplies the signals which are required for the SECAM decoder TDA8395.

#### **ORDERING INFORMATION**

EXTENDED TYPE	PACKAGE				
NUMBER	PINS	PIN POSITION	MATERIAL	CODE	
TDA8360	52	shrink DIL	plastic	SOT247AG	
TDA8361	52	shrink DIL	plastic	SOT247AG	
TDA8362	52	shrink DIL	plastic	SOT247AG	

# Integrated PAL and PAL/NTSC TV processors


TDA8360; TDA8361; TDA8362

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>P</sub>	supply voltage		7.2	8.0	8.8	V
I <sub>P</sub>	supply current		_	80	_	mA
Input voltage	s					
V <sub>45,46(rms)</sub>	video IF amplifier sensitivity (RMS value)		-	70	100	μV
V <sub>5(rms)</sub>	sound IF amplifier sensitivity (RMS value)		-	1	_	mV
V <sub>6(rms)</sub>	external audio input (RMS value)	TDA8361, TDA8362	-	350	_	mV
V <sub>15(p-p)</sub>	external CVBS input (peak-to-peak value)	TDA8361, TDA8362	_	1	_	V
V <sub>22,23,24(p-p)</sub>	RGB inputs (peak-to-peak value)		_	0.7	_	V
Output signa	Is					
V <sub>O(p-p)</sub>	demodulated CVBS output (peak-to-peak value)		_	2.4	_	V
I <sub>47</sub>	tuner AGC control current		0	_	5	mA
V <sub>44</sub>	AFC output voltage swing		-	6	_	V
V <sub>50(rms)</sub>	audio output voltage (RMS value)		-	700	_	mV
V <sub>18,19,20(p-p)</sub>	RGB output signal amplitudes (peak-to-peak value)		_	4	_	V
I <sub>37</sub>	horizontal output current		10	_	_	mA
I <sub>43</sub>	vertical output current		1	_	_	mA
Control volta	ges					
V <sub>control</sub>	control voltages for Volume, Contrast, Saturation, Brightness, Hue and Peaking		0	_	5	V


# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362




# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362



# Integrated PAL and PAL/NTSC TV processors


TDA8360; TDA8361; TDA8362



# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

### **PINNING (TDA8362)**



SYMBOL	PIN	DESCRIPTION
AUDEEM	1	audio de-emphasis and ± modulation switch
IFDEM1	2	IF demodulator tuned circuit
IFDEM2	3	IF demodulator tuned circuit
IDENT	4	video identification output/MUTE input
SOIF	5	sound IF input and volume control
EXTAU	6	external audio input
IFOUT	7	IF video output
DEC <sub>DIG</sub>	8	decoupling digital supply
GND1	9	ground 1
V <sub>P</sub>	10	supply voltage (+8 V)
GND2	11	ground 2
DEC <sub>FT</sub>	12	decoupling filter tuning
CVBS <sub>INT</sub>	13	internal CVBS input
PEAKIN	14	peaking control input
CVBS <sub>EXT</sub>	15	external CVBS input
CHROMA	16	chrominance and A/V switch input
BRI	17	brightness control input
BOUT	18	blue output
GOUT	19	green output
ROUT	20	red output
RGBIN	21	RGB insertion and blanking input
RIN	22	red input
GIN	23	green input
BIN	24	blue input
CON	25	contrast control input
SAT	26	saturation control input
HUE	27	hue control input (or chrominance output)
BYI	28	B-Y input signal
RYI	29	R–Y input signal
RYO	30	R–Y output signal
BYO	31	B–Y output signal
XTALOUT	32	4.43 MHz output for TDA8395
DET	33	loop filter burst phase detector
XTAL1	34	3.58 MHz crystal connection
XTAL2	35	4.43 MHz crystal connection
VSTART	36	supply/start horizontal oscillator
HOUT	37	horizontal output
FBI/SCO	38	flyback input/sandcastle output
PH2LF	39	phase 2 loop filter
PH1LF	40	phase 1 loop filter

### Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PIN	DESCRIPTION
VFB	41	vertical feedback input
VRAMP	42	vertical ramp generator
VOUT	43	vertical output
AFCOUT	44	AFC output
IFIN1	45	IF input 1
IFIN2	46	IF input 2
AGCOUT	47	tuner AGC output
DEC <sub>AGC</sub>	48	AGC decoupling capacitor
TUNE <sub>ADJ</sub>	49	tuner take-over adjustment
AUOUT	50	audio output
DEC <sub>DEM</sub>	51	decoupling sound demodulator
DEC <sub>BG</sub>	52	decoupling bandgap supply

#### **TDA8360**

The TDA8360 has the following differences to the pinning:

Pin 6: external audio input not connected

Pin 15: external CVBS input not connected

Pin 16: chrominance and A/V switch input not connected

Pin 27: hue control input not connected.

### **TDA8361**

The TDA8361 has the following differences to the pinning:

Pin 1: only audio de-emphasis

Pin 27: only hue control

Pin 32: 4.43 MHz output for TDA8395 is not connected.

### **FUNCTIONAL DESCRIPTION**

#### Video IF amplifier

The IF amplifier contains 3 AC-coupled control stages with a total gain control range of greater than 60 dB. The sensitivity of the circuit is comparable with that of modern IF ICs.

The reference carrier for the video demodulator is obtained by means of passive regeneration of the picture carrier. The external reference tuned circuit is the only remaining adjustment of the IC.

In the TDA8362 the polarity of the demodulator can be switched so that the circuit is suitable for both positive and negative modulated signals.

The AFC circuit is driven with the same reference signal as the video demodulator. To ensure that the video content does not disturb the AFC operation a sample-and-hold circuit is incorporated; the capacitor for this function is internal. The AFC output voltage is 6 V.

The AGC detector operates on levels, top sync for negative modulated and top white for positive modulated signals. The AGC detector time constant capacitor is connected externally. This is mainly because of the flexibility of the application.

The time constant of the AGC system during positive modulation (TDA8362) is slow, this is to avoid any visible picture variations. This, however, causes the system to react very slowly to sudden changes in the input signal amplitude.

To overcome this problem a speed-up circuit has been included which detects whether the AGC detector is activated every frame period. If, during a 3-frame period, no action is detected the speed of the system is increased. When the incoming signal has no peak white information (e.g. test lines in the vertical retrace period) the gain would be video signal dependent. To avoid this effect the circuit also contains a black level AGC detector which is activated when the black level of the video signal exceeds a certain level.

The TDA8361 and TDA8362 contain a video identification circuit which is independent of the synchronization circuit. Therefore search tuning is possible when the display section of the receiver is used as a monitor. In the TDA8360 this circuit is only used for stable OSD at no signal input. In the normal television mode the identification output is connected to the coincidence detector, this applies to all three devices. The identification output voltage is LOW when no transmitter is identified. In this condition the sound demodulator is switched off (mute function). When a transmitter is identified the output voltage is HIGH. The voltage level is dependent on the frequency of the incoming chrominance signal.

## Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

#### Sound circuit

The sound bandpass and trap filters have to be connected externally. The filtered intercarrier signal is fed to a limiter circuit and is demodulated by means of a PLL demodulator. The PLL circuit tunes itself automatically to the incoming signal, consequently, no adjustment is required.

The volume is DC controlled. The composite audio output signal has an amplitude of 700 mV RMS at a volume control setting of –6 dB. The de-emphasis capacitor has to be connected externally. The non-controlled audio signal can be obtained from this pin via a buffer stage. The amplitude of this signal is 350 mV RMS.

The TDA8361 and TDA8362 external audio input signal must have an amplitude of 350 mV RMS. The audio/video switch is controlled via the chrominance input pin.

### Synchronization circuit

The sync separator is preceded by a voltage controlled amplifier which adjusts the sync pulse amplitude to a fixed level. The sync pulses are then fed to the slicing stage (separator) which operates at 50% of the amplitude.

The separated sync pulses are fed to the first phase detector and to the coincidence detector. The coincidence detector is used for transmitter identification and to detect whether the line oscillator is synchronized. When the circuit is not synchronized the voltage on the peaking control pin (pin 14) is LOW so that this condition can be detected externally. The first PLL has a very high static steepness, this ensures that the phase of the picture is independent of the line frequency. The line oscillator operates at twice the line frequency.

The oscillator network is internal. Because of the spread of internal components an automatic adjustment circuit has been added to the IC. The circuit compares the oscillator frequency with that of the crystal oscillator in the colour decoder. This results in a free-running frequency which deviates less than 2% from the typical value.

The circuit employs a second control loop to generate the drive pulses for the horizontal driver stage.

X-ray protection can be realised by switching the pin of the second control loop to the positive supply line. The detection circuit must be connected externally. When the X-ray protection is active the horizontal output voltage is switched to a high level. When the voltage on this pin returns to its normal level the horizontal output is released again.

The IC contains a start-up circuit for the horizontal oscillator. When this feature is required a current of 6.5 mA has to be supplied to pin 36. For an application without start-up both supply pins (10 and 36) must be connected to the 8 V supply line.

The drive signal for the vertical ramp generator is generated by means of a divider circuit. The RC network for the ramp generator is external.

### Integrated video filters

The circuit contains a chrominance bandpass and trap circuit. The filters are realised by means of gyrator circuits and are automatically tuned by comparing the tuning frequency with the crystal frequency of the decoder.

In the TDA8361 and TDA8362 the chrominance trap is active only when the separate chrominance input pin is connected to ground or to the positive supply voltage and when a colour signal is recognized.

When the pin is left open-circuit the trap is switched off so that the circuit can also be used for S-VHS applications.

The luminance delay line and the delay for the peaking circuit are also realised by means of gyrator circuits.

#### Colour decoder

The colour decoder in the various ICs contains an alignment-free crystal oscillator, a colour killer circuit and colour difference demodulators. The 90° phase shift for the reference signal is achieved internally. Because the main differences of the 3 ICs are found in the colour decoder the various types will be discussed.

#### **TDA8360**

This IC contains only a PAL decoder. Depending on the frequency of the crystals which are connected to the IC the decoder can demodulate all PAL standards. Because the horizontal oscillator is calibrated by using the crystal frequency as a reference the 4.4 MHz crystal must be connected to pin 35 and the 3.5 MHz crystal to pin 34. When only one crystal is connected to the IC the other crystal pin must be connected to the positive supply rail via a 47 k $\Omega$  resistor. For applications with two 3.5 MHz crystals both must be connected to pin 34 and the switching between the crystals must be made externally. Switching of the crystals is only allowed directly after the vertical retrace. The circuit will indicate whether a PAL signal has been identified by the colour decoder via the saturation control pin.

When two crystals are connected to the IC the output voltage of the video identification circuit indicates the frequency of the incoming chrominance signal.

## Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

The conditions are:

- Signal identified at f<sub>osc</sub> = 3.6 MHz; V<sub>O</sub> = 6 V
- Signal identified at f<sub>osc</sub> = 4.4 MHz (or no colour); V<sub>O</sub> = 8 V.

This information can be used to switch the sound bandpass filter and trap filter.

#### **TDA8361**

This IC contains an automatic PAL/NTSC decoder. The conditions for connecting the reference crystals are the same as for the TDA8360. The decoder can be forced to PAL when the hue control pin is connected to the positive supply voltage via a 5 k $\Omega$  or 10 k $\Omega$  resistor (approximately). The decoder cannot be forced to the NTSC standard. It is also possible to see if a colour signal is recognized via the saturation pin.

### TDA8362

In addition to the possibilities of the TDA8361, the TDA8362 can co-operate with the SECAM add-on decoder TDA8395.

The communication between the two ICs is achieved via pin 32. The TDA8362 supplies the reference signal (4.43 MHz) for the calibration system of the TDA8395, identification of the colour standard is via the same connection. When a SECAM signal is detected by the TDA8395 the IC will draw a current of 150  $\mu\text{A}$ . When TDA8362 has not identified a colour signal in this condition it will go into the SECAM mode, that means it will switch off the R–Y and B–Y outputs and increase the voltage level on pin 32.

This voltage will switch off the colour-killer in the TDA8395 and switch on the R-Y and B-Y outputs of the TDA8395. Forcing the system to the SECAM standard can be achieved by loading pin 32 with a current of 150 µA. Then the system manager in the TDA8362 will not search for PAL or NTSC signals. Forcing to NTSC is not possible. For PAL/SECAM applications the input signal for the TDA8395 can be obtained from pin 27 (hue control) when this pin is connected to the positive supply rail via the 5 k $\Omega$  or 10 k $\Omega$  resistor. An external source selector is required by the TDA8395/TDA8362 combination for PAL/SECAM/NTSC applications.

### **RGB** output circuit

The colour difference signals are matrixed with the luminance signal to obtain the RGB signals. Linear amplifiers have been chosen for the RGB inputs so that the circuit is suitable for incoming signals from the SCART connector. The contrast and brightness controls operate on internal and external signals.

The fast blanking pin has a second detection level at 3.5 V. When this level is exceeded the RGB outputs are blanked so that "On-Screen-Display" signals can be applied to the outputs. The output signal has an amplitude of approximately 4 V, black-to-white, with nominal input signals and nominal control settings. The nominal black level is 1.3 V.

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>P</sub>	supply voltage	_	9.0	V
T <sub>stg</sub>	storage temperature	-25	+150	°C
T <sub>amb</sub>	operating ambient temperature	-25	+70	°C
T <sub>sol</sub>	soldering temperature for 5 s	_	260	°C
Tj	maximum junction temperature (operating)	_	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient in free air	40 K/W

### **CHARACTERISTICS**

 $V_P$  = 8 V;  $T_{amb}$  = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies						
V <sub>P</sub>	supply voltage (pin 10)		7.2	8.0	8.8	V
I <sub>P</sub>	supply current (pin 10)		_	80	_	mA
I <sub>HOSC</sub>	horizontal oscillator start current (pin 36)	note 1	6.5	_	-	mA
P <sub>tot</sub>	total power dissipation	including start supply	_	0.7	_	W
IF circuit		•		•		
VISION IF AMP	LIFIER INPUTS (PINS 45 AND 46)					
V <sub>i(rms)</sub>	input sensitivity (RMS value)	note 2				
		f <sub>i</sub> = 38.90 MHz	_	70	100	μV
		f <sub>i</sub> = 45.75 MHz	_	70	100	μV
		f <sub>i</sub> = 58.75 MHz	_	70	100	μV
R <sub>I</sub>	Input resistance (differential)	note 3	_	2	_	kΩ
C <sub>I</sub>	Input capacitance (differential)	note 3	_	3	_	pF
G <sub>cr</sub>	gain control range		64	_	_	dB
V <sub>i(rms)</sub>	maximum input signal (RMS value)		100	_	_	mV

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VIDEO AMPLIF	IER OUTPUT; NOTE 4 (PIN 7)			•	'	
V <sub>7</sub>	negative modulation					
	zero signal output level	note 5	4.45	4.6	4.75	V
	top sync level		1.9	2	2.1	V
V <sub>7</sub>	positive modulation (TDA8362)					
	zero signal output level	note 5	1.85	2	2.15	V
	white level		4.2	4.3	4.4	V
$\Delta V_7$	difference in amplitude between negative and positive modulation		_	0	15	%
V <sub>7</sub>	detection level of black level for positive modulation when no peak white is available in the signal		_	3.1	_	V
Z <sub>O</sub>	video output impedance		_	_	50	Ω
I <sub>bias</sub>	internal bias current of NPN emitter follower output transistor		1	_	_	mA
I <sub>source</sub>	maximum source current		_	_	5	mA
В	bandwidth of demodulated output signal	-3 dB	6	9	-	MHz
G <sub>diff</sub>	gain differential	note 6	_	2	5	%
$\Phi_{diff}$	phase differential	notes 6 and 7	_	1	5	deg
NL <sub>vid</sub>	video non linearity	note 8	_	_	5	%
V <sub>th</sub>	white spot threshold voltage level		_	4.8	_	V
V <sub>ins</sub>	white spot insertion voltage level		_	3.2	_	V
N <sub>clamp</sub>	noise inverter clamping voltage level		_	1.4	_	V
N <sub>ins</sub>	noise inverter insertion level	note 9	-	2.6	_	V
$\delta_{mod}$	intermodulation	notes 7 and 10				
	blue	$V_0 = 0.92 \text{ or } 1.1 \text{ MHz}$	60	66	_	dB
	yellow	$V_0 = 0.92 \text{ or } 1.1 \text{ MHz}$	56	62	_	dB
	blue	$V_0 = 2.66 \text{ or } 3.3 \text{ MHz}$	60	66	_	dB
	yellow	$V_0 = 2.66 \text{ or } 3.3 \text{ MHz}$	60	66	_	dB
S/N	signal-to-noise ratio	notes 7 and 11				
		V <sub>i</sub> = 10 mV	52	60	_	dB
		end of control range	52	61	_	dB
V <sub>7</sub>	residual carrier signal	note 7	_	1	_	mV
V <sub>7</sub>	residual 2nd harmonic of carrier signal	note 7	_	0.5	_	mV

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
IF AND TUNER	AGC; NOTE 12		'	-1	1	·
Timing of IF-	$AGC (C48 = 2.2 \mu F)$					
	modulated video interference	30% AM for 1 to 100 mV; 0 to 200 Hz	_	-	10	%
t <sub>inc</sub>	response time for an IF input signal amplitude increase of 52 dB for positive and negative modulation		_	2	_	ms
t <sub>dec</sub>	response time for an IF input signal amplitude decrease of 52 dB					
	for negative modulation		_	25	_	ms
	for positive modulation (TDA8362)		_	100	_	ms
I <sub>leak</sub>	allowed leakage current of the AGC capacitor	note 13				
	for negative modulation		_	_	10	μΑ
	for positive modulation		_	_	200	nA
Tuner take-o	ver adjustment (pin 49)					
V <sub>49(rms)</sub>	minimum starting level voltage for tuner take-over (RMS value)		_	0.2	0.5	mV
V <sub>49(rms)</sub>	maximum starting level voltage for tuner take-over (RMS value)		100	150	-	mV
V <sub>cr</sub>	control voltage range		0.5	_	4.5	V
Tuner control	l output (pin 47)			•	•	•
V <sub>47</sub>	maximum tuner AGC output voltage	maximum gain	_	_	V <sub>P</sub> + 1	V
V <sub>47(sat)</sub>	output saturation voltage	minimum gain; I <sub>47</sub> = 2 mA	-	-	300	mV
I <sub>47</sub>	maximum tuner AGC output swing		5	_	_	mA
I <sub>leak</sub>	leakage current RF AGC		_	_	1	μΑ
$\Delta V_{47}$	input signal variation for complete tuner control	$I_{O(max)} = 1 \text{ mA}$	1	2	4	dB
AFC OUTPUT;	NOTE 14 (PIN 44)			•		•
V <sub>44</sub>	output voltage swing		_	6	_	V
f <sub>sl</sub>	AFC slope		_	33	_	mV/kHz
f <sub>os</sub>	AFC offset	note 7	_	-	50	kHz
Vo	output voltage at centre frequency		_	3.5	-	V
Z <sub>O</sub>	output impedance		-	50	-	kΩ
SWITCHING TO	POSITIVE MODULATION (TDA8362); NOTE	15 (PIN 1)	•	•	•	•
V <sub>1</sub>	minimum voltage on pin 1 to switch the video demodulator and AGC to positive modulation		_	_	V <sub>P</sub> – 1	V
I <sub>I</sub>	input current		_	_	1	mA

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VIDEO IDENTIF	ICATION OUTPUT (PIN 4)			-1		1
Vo	output voltage	video not identified	_	_	0.5	V
Z <sub>O</sub>	output impedance		_	25	_	kΩ
Vo	output voltage	video identified; colour signal available; f <sub>osc</sub> = 3.5 MHz	-	6	-	V
		video identified; colour signal available/unavailable ;f <sub>osc</sub> = 4.4 MHz	_	8	-	V
t <sub>d</sub>	delay time of identification after		_	_	10	ms
	the AGC has stabilized on a new					
	transmitter					
I <sub>4</sub>	maximum load current at pin 4		_	_	25	μΑ
Sound circuit	t					
DEMODULATOR	R INPUT; NOTE 16 (PIN 5)					
V <sub>5(rms)</sub>	input limiting for PLL catching range (RMS value)		_	1	2	mV
$\Delta f$	catching range PLL	note 17	4.2	_	6.8	MHz
R <sub>I</sub>	DC input resistance	note 3	100	_	_	kΩ
Cı	input capacitance	note 3	_	15	_	pF
AMR	AM rejection	V <sub>I</sub> = 50 mV RMS; note 18	60	66	_	dB
DE-EMPHASIS	(PIN 1)					
V <sub>O(rms)</sub>	output signal amplitude (RMS value)	note 17	_	350	_	mV
R <sub>O</sub>	output resistance		_	15	_	kΩ
V <sub>1</sub>	DC output voltage		_	3	_	V
AUDIO ATTENU	IATOR OUTPUT (PIN 50)	1			_ I	<u> </u>
V <sub>50(rms)</sub>	controlled output signal amplitude (RMS value)	-6 dB; note 17	500	700	900	mV
R <sub>O</sub>	output resistance		_	250	_	Ω
V <sub>50</sub>	DC output voltage		_	3.3	_	V
THD	total harmonic distortion	note 19	_	_	0.5	%
S/N <sub>int</sub>	internal signal-to-noise ratio	note 7	_	60	_	dB
S/N <sub>ext</sub>	external signal-to-noise ratio	note 7	_	80	_	dB
VOL <sub>cr</sub>	control range	see also Fig.5	_	80	_	dB
OSS	suppression of output signal when mute is active		_	80	_	dB
$\Delta V_{50}$	DC shift of the output when mute is active	note 20	_	10	50	mV

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
EXTERNAL AUG	DIO INPUT (TDA8361, TDA8362); NOTE 21	(PIN 6)	<b>'</b>	1		ļ.
V <sub>6(rms)</sub>	input signal amplitude (RMS value)		_	350	700	mV
R <sub>I</sub>	input resistance		_	25	_	kΩ
$\Delta G_V$	voltage gain difference between input and output	maximum volume	-	12	-	dB
$\alpha_{cr}$	crosstalk between internal and external audio signals		60	_	_	dB
CVBS/On-Sc	reen Display and CD inputs					
INTERNAL AND	EXTERNAL CVBS INPUTS (PINS 13 AND 15	)				
V <sub>13(p-p)</sub>	internal CVBS input voltage (peak-to-peak value)	notes 3 and 22	-	2	2.8	V
I <sub>13</sub>	internal CVBS input current		_	4	_	μΑ
V <sub>15(p-p)</sub>	external CVBS input voltage; TDA8361, TDA8362 (peak-to-peak value)	note 3	-	1	1.4	V
I <sub>15</sub>	external CVBS input current; TDA8361, TDA8362		-	4	-	μΑ
ISS	suppression of non-selected CVBS input signal; TDA8361, TDA8362	note 23	50	_	_	dB
COMBINED CH	ROMINANCE AND SWITCH INPUT (TDA8361,	TDA8362; PIN 16)				
V <sub>16(p-p)</sub>	chrominance input voltage (peak-to-peak value)	notes 3 and 24	-	0.3	-	V
V <sub>16(p-p)</sub>	input signal amplitude before clipping occurs (peak-to-peak value)	note 7	1	_	_	V
R <sub>I</sub>	chrominance input resistance		_	15	_	kΩ
Cı	chrominance input capacitance	note 3	_	_	5	pF
V <sub>16</sub>	DC input voltage to switch the A/V switch to internal mode		_	_	0.5	V
V <sub>16</sub>	DC input voltage to switch the A/V switch to external mode		V <sub>P</sub> – 0.5	_	_	V
V <sub>16</sub>	DC input voltage for chrominance insertion		3	4	5	V
SS <sub>CVBS</sub>	suppression of non-selected chrominance signal from CVBS input	notes 7 and 23	50	_	-	dB

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
RGB INPUTS F	FOR ON-SCREEN DISPLAY (PINS 22, 23 AND	24)	<b>'</b>	'	1	1
V <sub>22,23,24(p-p)</sub>	input signal amplitude for an output signal of 4V (black-to-white) (peak-to-peak value)	note 25	_	0.7	0.8	V
V <sub>22,23,24(p-p)</sub>	input signal amplitude before clipping occurs (peak-to-peak value)		1	_	_	V
$V_{\text{diff}}$	difference of black level of internal and external signals at the outputs		_	_	100	mV
I <sub>22,23,24</sub>	input currents		_	0.1	_	μΑ
FAST BLANKIN	G (PIN 21)					
V <sub>I</sub>	fast blanking input voltage	no data insertion	_	_	0.4	V
V <sub>I</sub>	fast blanking input voltage	data insertion	0.9	_	_	V
V <sub>21(max)</sub>	maximum input pulse	data insertion	_	_	3	V
t <sub>d</sub>	delay of data insertion		_	_	20	ns
I <sub>21</sub>	input current		_	0.2	_	mA
SS <sub>int</sub>	suppression of internal RGB signals with data insertion at f = 0 to 5 MHz	note 23	46	_	_	dB
SS <sub>ext</sub>	suppression of external RGB signals with data insertion at f = 0 to 5 MHz	note 23	46	_	_	dB
VI	input voltage to blank the RGB outputs to facilitate 'On-Screen-Display' signals being applied to these outputs	note 26	4	-	-	V
t <sub>d</sub>	delay between the input pulse and the blanking at the output	note 7	-	30	-	ns
COLOUR DIFFE	ERENCE INPUT SIGNALS (PINS 28 AND 29)			•	•	•
V <sub>29(p-p)</sub>	input signal amplitude (R–Y) (peak-to-peak value)		-	1.05	_	V
V <sub>28(p-p)</sub>	input signal amplitude (B–Y) (peak-to-peak value)		-	1.35	-	V
I <sub>28,29</sub>	input current for both inputs		_	0.1	1.0	μΑ
Chrominanc	e filters					
CHROMINANCE	TRAP CIRCUIT					
f <sub>trap</sub>	trap frequency			f <sub>SC</sub>	_	MHz
QF	trap quality factor	notes 7 and 27	_	2	1_	
SR	colour subcarrier rejection		20	-	_	dB
_	E BANDPASS CIRCUIT	1		1	1	1
f <sub>c</sub>	centre frequency		T_	f <sub>SC</sub>	_	MHz
QBP	bandpass quality factor	note 7	+_	3	_	1
		1				

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Delay line a	nd peaking circuit		•	•	•	-!
Y DELAY LINE						
t <sub>d</sub>	delay time	note 7	_	480	_	ns
В	bandwidth of internal delay line	note 7	8	_	_	MHz
PEAKING CON	TROL; NOTE 28, SEE ALSO FIG.6 (PIN 14)		•	-	·	·
t <sub>W</sub>	width of preshoot or overshoot	at 50% of pulse; note 7	_	160	-	ns
S <sub>cth</sub>	peaking signal compression threshold		_	50	-	IRE
I <sub>14</sub>	input current when no video input signal present		_	1	_	mA
VI	voltage level to switch off peaking		_	7	-	V
Horizontal a	nd vertical synchronization circuits			•	•	•
SYNC VIDEO I	NPUT (TDA8361, TDA8362; PINS 13 AND 15	5)				
V <sub>13</sub>	sync pulse amplitude	referenced to pin 15; note 3	50	300	-	mV
SL	slicing level	note 29	_	50	-	%
VERTICAL SYN	IC		•	•	•	•
t <sub>W</sub>	width of the vertical sync pulse without sync instability	note 30	22	-	-	μs
HORIZONTAL (	OSCILLATOR		•	-!		
f <sub>fr</sub>	free running frequency	note 44	_	15625	_	Hz
$\Delta f_fr$	spread on free running frequency		_	_	±2	%
$\Delta f_{\rm osc}/\Delta V_{\rm P}$	frequency variation with respect to the supply voltage	V <sub>P</sub> = 8 V ±10%; note 7	_	0.2	0.5	%
$\Delta f_{\rm osc}/\Delta T$	frequency variation with temperature	$T_{amb}$ = 25 °C ±50 °C; note 7	_	1	-	Hz/K
$\Delta f_{\rm osc(\ max)}$	maximum frequency deviation at the start of the horizontal output		_	-	75	%
FIRST CONTR	OL LOOP; NOTE 31 (FILTER CONNECTED TO	PIN 40)		•	•	
f <sub>HR</sub>	holding range PLL		_	±0.9	±1.2	kHz
f <sub>CR</sub>	catching range PLL	note 7	±0.6	±0.9	_	kHz
S/N	signal-to-noise ratio of the video input signal at which the time constant is switched		_	20	_	dB
HYS	hysteresis at the switching point		_	3	_	dB

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
SECOND CONT	ROL LOOP; NOTE 32 (CAPACITOR CONNEC	TED TO PIN 39)	'	1	'	
$\Delta \phi_i / \Delta \phi_0$	control sensitivity	without R <sub>L</sub> on pin 39	_	150	_	μs/μs
t <sub>cr</sub>	control range from start of horizontal output to flyback		11	12	_	μs
t <sub>shift</sub>	maximum horizontal shift range	note 7	±2	_	_	μs
$\Delta \phi_i / \Delta \phi_o$	shift control sensitivity	note 7	_	3	_	μΑ/μs
V <sub>39</sub>	voltage to switch on the X-ray protection		6	_	_	V
lı	input current during protection		_	_	tbf	μΑ
HORIZONTAL C	DUTPUT (PIN 37)					
V <sub>OL</sub>	LOW level output voltage	I <sub>O</sub> = 10 mA	_	_	0.3	٧
I <sub>O(max)</sub>	maximum allowed output current		10	_	_	mA
V <sub>O(max)</sub>	maximum allowed output voltage		_	_	V <sub>P</sub>	V
$\delta_{ ext{df}}$	duty factor	note 7	_	50	_	%
FLYBACK INPU	T/SANDCASTLE OUTPUT (PIN 38)					
I <sub>38</sub>	required input current during flyback pulse	note 7	100	-	300	μΑ
Vo	output voltage during burst key		4.8	5.3	5.8	V
Vo	output voltage during blanking		1.8	2.0	2.2	V
V <sub>Icl</sub>	clamped input voltage during flyback		2.6	3.0	3.4	V
t <sub>W</sub>	burst key pulse width		3.3	3.5	3.7	μs
t <sub>W</sub>	vertical blanking pulse width	note 33	_	14	_	lines
$t_d$	delay of start of burst key to start of sync		5.2	5.4	5.6	μs
VERTICAL SEC	TION; NOTE 34					
f <sub>fr</sub>	free running frequency		_	50/60	_	Hz
f <sub>lock</sub>	locking range		45	_	64.5	Hz
	divider value not locked		_	625/525	_	
	locking range (lines/frame)		488	_	722	
VERTICAL RAM	IP GENERATOR (PIN 42)					
I <sub>42</sub>	input current during scan	note 7	_	_	2	μΑ
I <sub>dis</sub>	discharge current during retrace		-	0.3	-	mA
V <sub>saw(p-p)</sub>	sawtooth amplitude (peak-to-peak value)	in 50 Hz mode	_	1.5	1.8	V
t <sub>d</sub>	delay from field-to-field		_	_	1.6	μs

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VERTICAL OUT	PUT (PIN 43)	1	1	'		1
I <sub>O</sub>	available output current	note 7	1	_	_	mA
l <sub>int</sub>	internal bias current of NPN emitter follower		-	0.2	-	mA
V <sub>O(max)</sub>	maximum available output voltage		4	_	_	V
V <sub>O(min)</sub>	minimum available output voltage		_	_	0.3	V
VERTICAL FEE	DBACK INPUT (PIN 41)					
V <sub>41</sub>	DC input voltage		2.0	2.5	3.0	V
V <sub>41</sub>	AC input voltage		_	1	_	V
I <sub>41</sub>	input current		_	_	15	μΑ
$\Delta t_p$	internal pre-correction to sawtooth	note 35	_	3	_	%
ΔΤ/ΔV	temperature dependency on amplitude	ΔT = 40 °C	_	-	1	%
$V_{GL}$	vertical guard switching level with respect to the DC feedback level; switching level LOW		-	-	-1.5	V
$V_{GH}$	vertical guard switching level with respect to the DC feedback level; switching level HIGH		_	_	+1.5	V
t <sub>d</sub>	delay of scan start	power on at 60 Hz	_	140	_	ms
Colour demo	odulation part					
CHROMINANCI	E AMPLIFIER					
ACC <sub>cr</sub>	ACC control range	note 36	26	_	_	dB
ΔV	change in amplitude of the output signals over the ACC range		_	-	2	dB
THR <sub>on</sub>	threshold colour killer ON		-30	_	-38	dB
HYS <sub>off</sub>	hysteresis colour killer OFF	note 7				
	strong input signal	S/N ≥ 40 dB	_	+3	_	dB
	noisy input signal		_	+1	_	dB
ACL CIRCUIT						
	chrominance burst ratio at which the ACL starts to operate		2.3	-	2.7	
REFERENCE P	ART	•	'	1		•
Phase-locked	d loop; note 37					
f <sub>CR</sub>	catching range		300	_	_	Hz
Δφ	phase shift for a ±200 Hz deviation of the oscillator frequency	note 7	_	-	2	deg

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Oscillator			·	·	-!	ļ.
TC <sub>osc</sub>	temperature coefficient of fosc	note 7	_	2.0	2.5	Hz/K
$\Delta f_{\sf OSC}$	f <sub>osc</sub> deviation with respect to V <sub>P</sub>	note 7; V <sub>P</sub> = 8 V ±10%	_	-	250	Hz
R <sub>I</sub>	input resistance (pin 34)	f <sub>i</sub> = 3.58 MHz; note 4	_	1.5	_	kΩ
R <sub>I</sub>	input resistance (pin 35)	f <sub>i</sub> = 4.43 MHz; note 4	_	1	_	kΩ
C <sub>I</sub>	input capacitance (pins 34 and 35)	note 4	_	_	10	pF
R	required resistance to V <sub>P</sub> to force the oscillator into one crystal mode		_	47	-	kΩ
HUE CONTRO	AND CHROMINANCE OUTPUT (TDA8361, T	DA8362); NOTE 38 (PIN 2	27)	•		
HUE <sub>cr</sub>	hue control range	see also Fig.7	±45	±60	_	deg
ΔΗUΕ	hue variation for ±10% V <sub>P</sub>	note 7	_	0	5	deg
ΔΗUΕ/ΔΤ	hue variation with temperature	$T_{amb} = 0 \text{ to } +7 ^{\circ}\text{C};$ note 7	_	0	_	deg
R	value of resistor connected to V <sub>P</sub> to switch the PAL decoder and to obtain a chrominance input signal for the TDA8395 (TDA8362)		4.7	10	12	kΩ
V <sub>O(p-p)</sub>	chrominance output signal to the TDA8395 (peak-to-peak value)	nominal output signal	_	330	-	mV
DEMODULATO	RS			•	•	
V <sub>30(p-p)</sub>	(R–Y) output signal amplitude (peak-to-peak value)	note 39	_	0.525	_	V
V <sub>31(p-p)</sub>	(B–Y) output signal amplitude (peak-to-peak value)	note 39	_	0.675	-	V
G	gain ratio of both demodulators G(B-Y)/G(R-Y)		1.6	1.78	1.96	
	spread of signal amplitude ratio PAL/NTSC	note 7	-1	_	+1	dB
Z <sub>O</sub>	output impedance (R–Y)/(B–Y) output		_	250	_	Ω
В	bandwidth of demodulators	-3 dB; note 40	_	650	_	kHz
V <sub>30,31(p-p)</sub>	residual carrier output voltage (peak-to-peak value)	$f = f_{OSC}$				
	(R–Y) output		_	_	10	mV
	(B-Y) output			_	10	mV
V <sub>30,31(p-p)</sub>	residual carrier output voltage (peak-to-peak value)	f = 2f <sub>osc</sub>				
	(R–Y) output		_	_	10	mV
	(B–Y) output		_	-	10	mV

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DEMODULATOR	RS		•	•	•	
V <sub>30(p-p)</sub>	H/2 ripple at (R-Y) output (peak-to-peak value)	only burst fed to input	_	_	25	mV
ΔV <sub>O</sub> /ΔT	change of output signal amplitude with temperature	note 7	_	0.1	_	%/K
$\Delta V_{O}/\Delta V_{P}$	change of output signal amplitude with supply voltage	note 7	_	_	±0.1	dB
φе	phase error in the demodulated signals		_	_	5	deg
COLOUR DIFFE	RENCE MATRIXES IN CONTROL CIRCUIT					
G-Y/-(R-Y)	PAL/SECAM mode with TDA8362/TDA8395	-(R-Y) and -(B-Y) not affected	_	-0.51 ±10%	_	
G-Y/-(B-Y)			_	-0.19 ±25%	-	
–(B–Y)	NTSC mode; the CD matrix results in the following signal (1.14/–10°)	nominal hue setting	-1.12U <sub>R</sub> - 1.12V <sub>R</sub>			
-(R-Y)	NTSC mode; the CD matrix results in the following signal (1.14/100°)	nominal hue setting	-0.20U <sub>R</sub> + 1.12V <sub>R</sub>			
G–Y	NTSC mode; the CD matrix results in the following signal (0.30/235°)	nominal hue setting	-0.25V <sub>R</sub> - 0.17U <sub>R</sub>			
REFERENCE SI	GNAL OUTPUT FOR TDA8395 (TDA8362; P	IN 32)				
f <sub>ref</sub>	reference frequency	note 41	_	4.43	_	MHz
V <sub>32(p-p)</sub>	output signal amplitude (peak-to-peak value)		0.2	0.25	0.3	V
Vo	output voltage level	PAL/NTSC identified	_	1.5	_	V
Vo	output voltage level	no PAL/NTSC; SECAM (by TDA8395) identified	_	5	_	V
I <sub>32</sub>	required current to force TDA8362/TDA8395 combination in SECAM mode		150	-	_	μΑ
Control part						
SATURATION C	ONTROL; NOTE 25 (PIN 26)					
SAT <sub>cr</sub>	saturation control range	see also Fig.8	52	_	-	dB
ΔSAT/ΔV	saturation level change	V <sub>P</sub> = ±10%;note 7	_	0	_	%
I <sub>I</sub>	input current	no colour identified	_	1	_	mA
V <sub>ctr</sub>	control voltage to switch colour PLL in the free-running mode	note 37	V <sub>P</sub> – 1		_	V
· · · · · · · · · · · · · · · · · · ·				· · · · · · · · · · · · · · · · · · ·		

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
CONTRAST CC	ontrol; note 25 (pin 25)			•	•	•
CON <sub>cr</sub>	contrast control range	see also Fig.9	_	20	_	dB
	tracking between the three channels over a control range of 10 dB		_	-	0.7	dB
BRIGHTNESS (	CONTROL (PIN 17)					
BRI <sub>cr</sub>	brightness control range	see also Fig.10	_	±1	_	V
RGB AMPLIFIE	ERS (PINS 18, 19 AND 20)			•		
V <sub>18,19,20(p-p)</sub>	output signal amplitudes (peak-to-peak value)	nominal luminance input signal and nominal contrast; note 25	3.5	4.0	4.5	V
V <sub>20(p-p)</sub>	output signal amplitudes for the RED channel (peak-to-peak value)	nominal settings for contrast and saturation control and no luminance signal to the R-Y signal (PAL)	3.8	4.2	4.6	V
V <sub>18,19,20</sub>	blanking level at the RGB outputs		0.5	0.6	0.8	V
V <sub>18,19,20</sub>	black level at the RGB outputs	note 25	1.2	1.3	1.4	V
$V_{pwl}$	maximum peak white level	note 42	_	6	_	V
lo	available output current		5	_	_	mA
Z <sub>O</sub>	output impedance		_	150	_	Ω
I <sub>source</sub>	current source of output stage		1.8	2.0	_	mA
	relative spread between the RGB output signals		-	-	5	%
S/N	signal-to-noise ratio of output signals	note 43				
	for RGB input	note 7	_	60	_	dB
	for CVBS input	note 7	50	56	_	dB
f <sub>res(p-p)</sub>	residual frequency at f <sub>osc</sub> in the RGB outputs (peak-to-peak value)	note 23	-	-	25	mV
f <sub>res(p-p)</sub>	residual frequency at 2f <sub>osc</sub> plus higher harmonics in the RGB outputs (peak-to-peak value)		-	-	25	mV
$V_{diff}$	difference in black level between the three outputs	nominal brightness	_	-	100	mV
V <sub>bl</sub>	black level shift with picture content	note 7	-	0	_	mV
Δbl/ΔT	variation of black level with temperature	note 7	-2	_	0	mV/K

## Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
RGB AMPLIFIE	ERS (PINS 18, 19 AND 20)	-				
Δbl/ΔCON	variation of black level over contrast range	nominal saturation; note 7	-	-	100	mV
∆bl/∆SAT	variation of black level over saturation range	nominal contrast; note 7	_	_	50	mV
Δbl	relative variation in black level between the three channels during variations of					
	supply voltage (±10%)	nominal saturation	_	_	50	mV
	saturation (50 dB)	nominal contrast	_	_	25	mV
	contrast (20 dB)	nominal saturation	_	_	60	mV
	brightness (±0.5 V)	nominal controls	_	_	100	mV
$V_{\text{diff}}$	differential drift of black level over a temperature range of 40 °C	note 7	_	-	10	mV
В	bandwidth of output signals for	-3 dB				
	RGB input		8	_	_	MHz
	CVBS input	f <sub>osc</sub> = 3.58 MHz	_	2.8	_	MHz
	CVBS input	f <sub>osc</sub> = 4.43 MHz	_	3.5	_	MHz
	S-VHS input		8	_	_	MHz

### Notes to the "Characteristics"

- 1. It is possible to start the horizontal oscillator when a current of 5.5 mA is supplied to this pin. In this condition the main part of the IC is not active and this results in the frequency of the oscillator not being controlled at the correct value. Consequently, the oscillator frequency will be higher than normal, the maximum deviation will be 75%. When the start-up function is used the maximum voltage on pin 36 must be limited to 8.8 volts.
- 2. On set AGC.
- 3. This parameter is not tested during production and is just given as application information for the designer of the television receiver.
- 4. Measured at 10 mV RMS top sync input signal.
- 5. So called projected zero point, i.e. with switched demodulator.
- 6. Measured in accordance with the test line given in Fig.11. For the differential phase test the peak white setting is reduced to 87%.
  - The differential gain is expressed as a percentage of the difference in peak amplitudes between the largest and smallest value relative to the subcarrier amplitude at blanking level.
  - The phase difference is defined as the difference in degrees between the largest and smallest phase angle.
- 7. This parameter is not tested during production but is guaranteed by the design and qualified by means of matrix batches which are made in the pilot production period.
- 8. This figure is valid for the complete video signal amplitude (peak white-to-black), see Fig.12.
- 9. Insertion (suppression of the interference pulses) to a level of 2.6 V is active only during a strong input signal. This is because the noise inverter has a negative effect on the sound performance at a weak input signal.
- 10. The test set-up and input conditions are given in Fig.13. The figures are measured with an input signal of 10 mV RMS.

### Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

11. Measured with a source impedance of 75  $\Omega$ , where:

S/N = 20 log 
$$\frac{V_O \text{ (black-to-white)}}{V_{m \text{ (rms)}} \text{ (B = 5 MHz)}}$$

- 12. To obtain a good noise immunity of the AGC circuit the AGC detector is gated during the sync pulse. This gating is switched off during the vertical retrace to avoid disturbances of the signal amplitude due to phase errors of the incoming video signal which are caused by the head-switching of VCRs.
- 13. When the leakage current of the capacitor exceeds this value it will result in a reduced performance of the AGC (amplitude variation during line or frame) but it will not result in a hang-up situation.
- 14. The AFC slope is directly related to the Q-factor of the demodulator tuned circuit. The given AFC steepness is obtained with a Q-factor of 60. When a lower steepness is required this can be obtained by connecting an external resistor to the AFC output (the output impedance is 50 kΩ). The AFC off-set is tested with a double sideband input signal and with the reference tuned circuit tuned to minimum AGC voltage (optimum tuning for the demodulator).
- 15. For positive modulated signals the FM sound demodulator for the sound is not required. This is because the sound signal is amplitude modulated. Therefore the TDA8362 can be switched to positive modulation via the de-emphasis pin (pin 1). When switched to positive modulation the audio switch is set to 'external' so that the demodulated audio signal can be supplied to the input. The option between AM sound and SCART audio signals is achieved by means of an external switch.
- 16. The sound IF input is combined with the AF volume control. The IF signal is internally AC coupled to the limiter amplifier. The volume control voltage must be supplied to this pin via a resistor.
- 17.  $V_1 = 100 \text{ mV RMS}$ ; FM: 1 kHz,  $\Delta f = \pm 50 \text{ kHz}$ .
- 18.  $V_1 = 50 \text{ mV RMS}$ , f = 4.5/5.5 MHz;
  - FM: 70 Hz ±50 kHz deviation
  - AM: 1 kHz at 30% modulation.
- 19.  $V_I = 100$  mV RMS, 5.5 MHz; FM: 1 kHz,  $\pm 17.5$  kHz deviation; 15 kHz bandwidth; audio attenuator at -6 dB.
- 20. Audio attenuator at -20 dB; temperature range 10 to 50 °C.
- 21. In the TDA8361 and TDA8362 the audio and CVBS switches are controlled via the chrominance input pin. Table 1 lists the various possibilities.

When the DC voltage has a value between 3 and 5 V the switches are set to the S-VHS position. The chrominance trap is then switched off and separate Y and chrominance signals have to be applied to the inputs (the audio switch is set to external in this condition). The audio switch is also set to external when the IF amplifier is switched to positive modulation (see also note 15).

- 22. Signal with negative-going sync. Amplitude includes sync pulse amplitude.
- 23. This parameter is measured at nominal settings of the various control voltages.
- 24. Burst amplitude; for a colour bar with 75% saturation the chrominance signal amplitude is 660 mV (p-p).
- 25. Nominal contrast is specified as maximum contrast –3 dB. Nominal saturation as maximum –12 dB. The nominal brightness control voltage is 2.5 V.
- 26. When the data blanking input pulse exceeds a level of 4 V the RGB outputs are blanked. In this condition it is possible to supply 'On-Screen-Display' signals to the outputs. This blanking overrules both the internal and external RGB signals.
- 27. The -3 dB bandwidth of the circuit can be calculated by means of the following equation:

$$f_{-3 \text{ dB}} = f_{\text{osc}} \left( 1 - \frac{1}{2Q} \right)$$

### Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

28. The amplitude response curve can be expressed as follows:

 $A(f) = 1 + K1 - \cos(180 \times f/3.1 \text{ MHz})$ 

and is realised with a transversal peaking filter having delay sections of 160 ns each. In the 'neutral' setting K = 0 and in the minimum setting K = -0.5.

The peaking signal amplifier is linear for 250 ns step input signals up to 50 IRE units. For higher amplitudes the marginal gain is reduced. When the horizontal PLL is not synchronized (no signal present at the video input) the peaking control voltage is pulled down by means of an internal current. This information can be used to detect whether an input signal is available.

- 29. Slicing level independent of sync pulse amplitude.
- 30. The horizontal and vertical sync are stable while processing Copy Guard signals and signals with phase shifted sync pulses (stretched tapes). Trick mode conditions of the VCR will also not disturb the synchronization. The value given is the delay caused by the vertical sync pulse integrator. The integrator has been designed such that the vertical sync is not disturbed for special anti-copy tapes with vertical sync pulses with an on/off time of 10/22 μs.
- 31. To obtain a good performance for both weak signal and VCR playback the time constant of the first control loop is switched depending on the input signal condition. Therefore the circuit contains a noise detector and the time constant is switched to 'slow' when excessive noise is present in the signal (only when the internal video signal is selected, when the video switch is in the external mode the time constant is always 'fast'). In the 'fast' mode during the vertical retrace time the phase detector current is increased 50% so that phase errors due to head-switching of the VCR are corrected as soon as possible.

When no video signal is received the time constant of the first loop is switched to 'very slow'. This ensures a stable OSD when the receiver is switched to a channel without transmitter.

The output current of the phase detector for the various conditions is shown in Table 2.

- 32. Picture shift can be obtained by means of a variable external load on the second phase detector. The control range is  $\pm 2 \mu s$ ; the required current for this phase shift is  $\pm 6 \mu A$ .
- 33. The vertical blanking pulse in the RGB outputs has a width of 22 or 17.5 lines (50 or 60 Hz system). The width of the vertical sync pulse in the sandcastle pulse is 14 lines. This is to prevent a phase distortion on top of the picture due to a timing modulation of the incoming flyback pulse.
- 34. The timing pulses for the vertical ramp generator are obtained from the horizontal oscillator via a divider circuit. This divider circuit has 2 search modes of operation:

The 'large window' mode is switched on when the circuit is not synchronized or, when a non-standard signal is received (the number of lines per frame in the 50 Hz mode is between 311 and 314 and in the 60 Hz mode between 261 and 264). In the search mode the divider can be triggered between line 244 and line 361 (approximately 45 to 64.5 Hz)

The 'narrow window' mode is switched on when more than 15 successive vertical sync pulses are detected in the narrow window. When the circuit is in the standard mode and a vertical sync pulse is missing the retrace of the vertical ramp generator is started at the end of the window. Consequently, the disturbance of the picture is very small. The circuit will switch back to the search window when, for 6 successive vertical periods, no sync pulses are found within the window.

- 35. This precorrection is intended to compensate for non-linearity of AC coupled vertical output stages. The value given indicates the amplitude of the correction waveform with respect to the sawtooth amplitude.
- 36. At a chrominance input voltage (related to CVBS2) of 660 mV (p-p) (colour bar with 75% saturation i.e. burst signal amplitude 300 mV (p-p)) the dynamic range of the ACC is +6 and -20 dB.

### Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

37. All frequency variations are referenced to 3.58/4.43 MHz carrier frequency.

All oscillator specifications are measured with the Philips crystal series 9922 520.

If the spurious response of the 4.43 MHz crystal is lower than -3 dB with respect to the fundamental frequency for a damping resistance of 1 k $\Omega$ , oscillation at the fundamental frequency is guaranteed.

The spurious response of the 3.58 MHz crystal must be lower than -3 dB with respect to the fundamental frequency for a damping resistance of 1.5 k $\Omega$ .

The catching and detuning range are measured for nominal crystal parameters. These are:

- a) load resonance frequency  $f_0$  ( $C_L = 20 \text{ pF}$ ) = 4.433619 or 3.579545 MHz
- b) motional capacitance  $C_M = 20.6 \text{ fF}$  (4.43 MHz crystal) or (3.58 MHz crystal)
- c) parallel capacitance  $C_0 = 5.5 \text{ pF}$  (4.43 MHz crystal) or 4.5 pF (3.58 MHz crystal).

The actual load capacitance in the application should be  $C_L = 18 \text{ pF}$  to account for parasitic capacitances on and off chip.

The free-running frequency of the oscillator can be checked by pulling the saturation control pin to the positive supply rail. In that condition the colour killer is not active so that the frequency off-set is visible on the screen. When two crystals are connected to the IC the circuit must be forced to one of the crystals during this test to prevent the oscillator continuously switching between the two frequencies.

38. In the TDA8362 the hue control pin has a double function. When the control voltage has a value of 0 to 5 V (normal control range) the hue can be controlled when NTSC signals are decoded. When this voltage is increased to a value greater than 5.5 V the decoder is forced to the PAL standard. When this pin is connected to the positive supply line via a 10 k $\Omega$  resistor the selected CVBS signal, of the CVBS switch, is available. This signal can be applied to the SECAM decoder TDA8395.

The phase shift of the hue control can be measured at the colour difference outputs (pins 30 and 31).

- 39. The -(R-Y) and -(B-Y) signals are demodulated with the 90° phase difference of the reference carrier and a gain ratio -(B-Y)/-(R-Y) = 1.78. The matrixing to the required signals is achieved in the control part.
- 40. This value indicates the bandwidth of the complete chrominance circuit including the chrominance bandpass filter. The bandwidth of the demodulator low-pass filter is approximately 1 MHz.
- 41. The reference signal for the TDA8395 is available only when the crystal oscillator is operating at a frequency of 4.43 MHz. When a SECAM signal is identified this signal is only available during the vertical retrace period thus avoiding crosstalk with the incoming SECAM signal during scan.
- 42. When one of the three output signals exceeds this level the gain of the amplifiers is reduced. This is achieved by a reduction of contrast and thus avoids clipping of the output signals. The discharge current at pin 25 is 0.2 mA. When the black level exceeds a value of 2 V the maximum peak-to-peak value of the video output signal will be less than 4 V (p-p); this is due to the operation of the peak-white limiter.
- 43. The signal-to-noise ratio is specified as a peak-to-peak signal with respect to RMS noise (bandwidth 5 MHz). During the measurement the peaking control voltage is set to nominal.
- 44. The typical free running frequency is dependent on the crystal which is used for calibration. With 4.4 MHz the typical free running frequency is 15625, with 3.58 MHz the typical free running frequency is 15734.

  Calibration during start-up is always carried out with a 4.4 MHz crystal if no forced mode is used.

# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

Table 1 Audio and CVBS switch selection.

LEVEL (pin 16)	INTERNAL CVBS	EXTERNAL CVBS/Y	CHROMINANCE	IROMINANCE TRAP	
DC ≤ 0.5 V	ON	OFF	OFF	ON	internal
3 ≤ DC ≤ 5 V	OFF	ON (Y)	ON	OFF	external
DC ≥ 7.5 V	OFF	ON (CVBS)	OFF	ON	external

Table 2 Output current of phase detector.

CURRENT ⊕1 DURING	SCAN (μA)	VERTICAL RETRACE (μA)	GATED YES/NO
Weak signal and synchronized	30	30	YES (5.7 μs)
Strong signal and synchronized	180	270	NO
Not synchronized	180	270	NO
No video identification	6	6	NO

### **QUALITY SPECIFICATION**

Quality level in accordance with UZW B0/FQ-0601.


SYMBOL	PARAMETER	RANGE A	RANGE B	UNIT
ESD	protection circuit specification (note 1)	2000	200	V
		100	200	pF
		1500	0	Ω


### Note


1. All pins are protected against ESD by means of internal clamping diodes.


# Integrated PAL and PAL/NTSC TV processors

### TDA8360; TDA8361; TDA8362












# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362









# Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362






## Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

### **PACKAGE OUTLINE**



### **SOLDERING**

### Plastic dual in-line packages

BY DIP OR WAVE

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### REPAIRING SOLDERED JOINTS

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300  $^{\circ}$ C, it must not be in contact for more than 10 s; if between 300 and 400  $^{\circ}$ C, for not more than 5 s.

## Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

#### **DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

**NOTES** 

Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

**NOTES** 

Integrated PAL and PAL/NTSC TV processors

TDA8360; TDA8361; TDA8362

**NOTES** 

### Philips Semiconductors – a worldwide company

**Argentina:** IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466

Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-121

Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40 783 749, Fax. (31)40 788 399

**Brazil:** Rua do Rocio 220 - 5<sup>th</sup> floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil. P.O. Box 7383 (01064-970)

Tel. (011)829-1166, Fax. (011)829-1849

Canada: INTEGRATED CIRCUITS: Tel. (800)234-7381, Fax. (708)296-8556 DISCRETE SEMICONDUCTORS: 601 Milner Ave, SCARBOROUGH, ONTARIO, M1B 1M8,

Tel. (0416)292 5161 ext. 2336, Fax. (0416)292 4477

Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730

Colombia: Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621, Tel. (571)217 4609, Fax. (01)217 4549

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949

Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (9)0-50261, Fax. (9)0-520971

France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. (01)4099 6161, Fax. (01)4099 6427

Germany: P.O. Box 10 63 23, 20095 HAMBURG. Tel. (040)3296-0, Fax. (040)3296 213

Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240

Hong Kong: 15/F Phillips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)4245 121, Fax. (0)4806 960

India: PHILIPS ELECTRONICS & ELECTRICALS Ltd., Components Dept., Shivsagar Estate, Block 'A', Dr. Annie Besant Rd., Worli, BOMBAY 400 018, Tel. (022)4938 541, Fax. (022)4938 722

Indonesia: Philips House, Jalan H.R. Rasuna Said Kay, 3-4. P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)640 000, Fax. (01)640 200

Italy: Viale F. Testi, 327, 20162 MILANO Tel. (02)6752.1, Fax. (02)6752.3350

Japan: Philips Bldg 13-37, Kohnan2-chome, Minato-ku, KOKIO 108, Tel. (03)3740 5101, Fax. (03)3740 0570

Korea: (Republic of) Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022

**Malaysia:** No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)757 5511, Fax. (03)757 4880

Mexico: Philips Components, 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556

Netherlands: Postbus 90050, 5600 PB EINDHOVEN. Tel. (040)78 37 49, Fax. (040)78 83 99

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. (22)74 8000, Fax. (22)74 8341

Pakistan: Philips Markaz, M.A. Jinnah Rd., KARACHI 3, Tel. (021)577 039, Fax. (021)569 1832

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc. 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474

Portugal: Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (01)683 121, Fax. (01)658 013

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500

South Africa: 195-215 Main Road, Martindale, O. Box 7430, JOHANNESBURG 2000, Tel. (011)470-5433, Fax. (011)470-5494

Spain: Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 42 43

**Sweden:** Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 7730

**Taiwan:** 23-30F, 66, Chung Hsiao West Road, Sec. 1, P.O. Box 22978, TAIPEI 10446, Tel. (2)388 7666, Fax. (2)382 4382

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 60/14 MOO 11, Bangna - Trad Road Km. 3 Prakanong, BANGKOK 10260,

Tel. (2)399-3280 to 9, (2)398-2083, Fax. (2)398-2080

Turkey: Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL, Tel. (0212)279 2770, Fax. (0212)269 3094

United Kingdom: Philips Semiconductors Limited, P.O. Box 65, Philips House, Torrington Place, LONDON, WC1E 7HD, Tel. (071)436 41 44, Fax. (071)323 03 42

United States: INTEGRATED CIRCUITS:

811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556
DISCRETE SEMICONDUCTORS: 2001 West Blue Heron Blvd., P.O. Box 10330, RIVIERA BEACH, FLORIDA 33404, Tel. (800)447-3762 and (407)881-3200, Fax. (407)881-3300

Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BAF-1, P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-724825

© Philips Electronics N.V. 1994

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

9397 727 10011

### Philips Semiconductors



**PHILIPS**