

# **MCP1801**

### 150 mA, High PSRR, Low Quiescent Current LDO

#### Features

- 150 mA Maximum Output Current
- Low Drop Out Voltage, 200 mV typical @ 100 mA
- 25 µA Typical Quiescent Current
- 0.01 µA Typical Shutdown Current
- Input Operating Voltage Range: 2.0V to 10.0V
- Standard Output Voltage Options:
- 0.9V, 1.2V, 1.8V, 2.5V, 3.0V, 3.3V, 5.0V, 6.0V
- Output Voltage Accuracy:
- $\pm 2\%$  (V<sub>R</sub> > 1.5V),  $\pm 30$  mV (V<sub>R</sub>  $\leq 1.5$ V)
- Stable with Ceramic Output Capacitors
- Current Limit Protection
- Shutdown Pin
- High PSRR: 70 dB typical @ 10 kHz

#### Applications

- Battery-powered Devices
- Battery-powered Alarm Circuits
- Smoke Detectors
- CO<sup>2</sup> Detectors
- · Pagers and Cellular Phones
- Wireless Communications Equipment
- Smart Battery Packs
- Low Quiescent Current Voltage Reference
- PDAs
- Digital Cameras
- Microcontroller Power
- Solar-Powered Instruments
- Consumer Products
- Battery Powered Data Loggers

#### **Related Literature**

- AN765, "Using Microchip's Micropower LDOs", DS00765, Microchip Technology Inc., 2002
- AN766, "Pin-Compatible CMOS Upgrades to BiPolar LDOs", DS00766, Microchip Technology Inc., 2002
- AN792, "A Method to Determine How Much Power a SOT23 Can Dissipate in an Application", DS00792, Microchip Technology Inc., 2001

#### Description


The MCP1801 is a family of CMOS low dropout (LDO) voltage regulators that can deliver up to 150 mA of current while consuming only  $25 \,\mu$ A of quiescent current (typical). The input operating range is specified from 2.0V to 10.0V, making it an ideal choice for two to six primary cell battery-powered applications, 9V alkaline and one or two cell Li-Ion-powered applications.

The MCP1801 is capable of delivering 100 mA with only 200 mV (typical) of input to output voltage differential ( $V_{OUT} = 3.3V$ ). The output voltage tolerance of the MCP1801 at +25°C is typically ±0.4% with a maximum of ±2%. Line regulation is ±0.01% typical at +25°C.


The LDO output is stable with a minimum of 1  $\mu$ F of output capacitance. Ceramic, tantalum, or aluminum electrolytic capacitors can all be used for input and output. Overcurrent limit with current foldback provides short-circuit protection. A shutdown (SHDN) function allows the output to be enabled or disabled. When disabled, the MCP1801 draws only 0.01  $\mu$ A of current (typical).

The MCP1801 is available in a SOT-23-5 package.


#### Package Types



#### **Functional Block Diagram**



#### **Typical Application Circuit**



#### 1.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings †

| Input Voltage  | +12V                   |
|--|------------------------|
| Output Current (Continuous) P <sub>D</sub> /(V <sub>IN</sub> - | V <sub>OUT</sub> )mA   |
| Output Current (Peak)  | . 500 mA               |
| Output Voltage (V <sub>SS</sub> -0.3V) to (V                   | / <sub>IN</sub> +0.3V) |
| SHDN Voltage   | / <sub>IN</sub> +0.3V) |
| Continuous Power Dissipation:                                  |                        |
| SOT-23-5   | 250 mW                 |

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

**Electrical Specifications:** Unless otherwise specified, all limits are established for  $V_{IN} = V_R + 1.0V$ , **Note 1**,  $C_{OUT} = 1 \ \mu F$  (X7R),  $C_{IN} = 1 \ \mu F$  (X7R),  $V_{SUDN} = V_{IN}$ ,  $T_A = \pm 25^{\circ}C$ .

| $C_{IN} = 1 \ \mu F (X7R), \ V_{SHDN} = V_{IN}, \ T_A = +25^{\circ}C.$ Parameters Sym Min Typ Max Units Conditions |  |                       |                       |                       |        |  |  |
|--|--|-----------------------|-----------------------|-----------------------|--------|--|--|
| Parameters   | Sym  | WIIN                  | Тур                   | Max                   | Units  | Conditions   |  |
| Input / Output Characterist  |  | 1                     |                       |                       |        | 1  |  |
| Input Operating Voltage  | V <sub>IN</sub>  | 2.0                   | —                     | 10.0                  | V      | Note 1   |  |
| Input Quiescent Current  | ۱ <sub>q</sub>   | —                     | 25                    | 50                    | μA     | $I_L = 0 \text{ mA}$   |  |
| Shutdown Current   | I <sub>SHDN</sub>  | —                     | 0.01                  | 0.10                  | μA     | SHDN = 0V  |  |
| Maximum Output Current   | I <sub>OUT_mA</sub>  | 150                   | —                     | -                     | mA     |  |  |
| Current Limiter  | I <sub>LIMIT</sub>   | —                     | 300                   | -                     | mA     | if $V_R \leq$ 1.75V, then $V_{IN}$ = $V_R$ + 2.0V  |  |
| Output Short Circuit Current   | I <sub>OUT_SC</sub>  | —                     | 50                    |                       | mA     | if $V_R \leq$ 1.75V, then $V_{IN}$ = $V_R$ + 2.0V  |  |
| Output Voltage Regulation  | V <sub>OUT</sub>   | V <sub>R</sub> -2.0%  | V <sub>R</sub>        | V <sub>R</sub> +2.0%  | V      | $V_R \ge 1.45V$ , $I_{OUT}$ = 30 mA, <b>Note 2</b>   |  |
|  |  | V <sub>R</sub> -30 mV | V <sub>R</sub>        | V <sub>R</sub> +30 mV |        | V <sub>R</sub> < 1.45V, I <sub>OUT</sub> = 30 mA   |  |
| V <sub>OUT</sub> Temperature Coefficient   | TCV <sub>OUT</sub>   | —                     | 100                   | —                     | ppm/°C | $I_{OUT} = 30 \text{ mA}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C},$ Note 3   |  |
| Line Regulation  | ΔV <sub>OUT</sub> /<br>(V <sub>OUT</sub> XΔV <sub>IN</sub> ) | -0.2                  | ±0.01                 | +0.2                  | %/V    | $\begin{array}{l} (V_R + 1V) \ \leq V_{IN} \ \leq 10V,  \mbox{Note 1} \\ V_R > 1.75V,  I_{OUT} = 30 \ \mbox{mA} \\ V_R \leq 1.75V,  I_{OUT} = 10 \ \mbox{mA} \end{array}$  |  |
| Load Regulation  | $\Delta V_{OUT}/V_{OUT}$                                     | —                     | 15                    | 50                    | mV     | I <sub>L</sub> = 1.0 mA to 100 mA, <b>Note 4</b>   |  |
| Dropout Voltage  | V <sub>DROPOUT</sub>   | _                     | 60                    | 90                    | mV     | $I_L = 30 \text{ mA}, \ 3.1 \text{ V} \le V_R \le 6.0 \text{ V}$   |  |
| Note 1, Note 5   |  | —                     | 200                   | 250                   |        | $I_L = 100 \text{ mA}, 3.1 \text{V} \le \text{V}_R \le 6.0 \text{V}$   |  |
|  |  | _                     | 80                    | 120                   |        | $I_L = 30 \text{ mA}, 2.0 \text{V} \le \text{V}_R < 3.1 \text{V}$  |  |
|  |  | _                     | 240                   | 350                   |        | $I_L = 100 \text{ mA}, 2.0 \text{V} \le \text{V}_R < 3.1 \text{V}$   |  |
|  |  | _                     | 2.07 - V <sub>R</sub> | 2.10 - V <sub>R</sub> | V      | $I_L = 30 \text{ mA}, V_R < 2.0 \text{V}$  |  |
|  |  |                       | 2.23 - V <sub>R</sub> | 2.33 - V <sub>R</sub> |        | I <sub>L</sub> = 100 mA, V <sub>R</sub> < 2.0V   |  |
| Power Supply Ripple<br>Rejection Ratio   | PSRR   | _                     | 70                    | _                     | dB     | $\label{eq:states} \begin{array}{l} f=10 \text{ kHz}, \text{ I}_L=50 \text{ mA},\\ \text{V}_{\text{INAC}}=1\text{V} \text{ pk-pk}, \text{ C}_{\text{IN}}=0 \mu\text{F},\\ \text{if }\text{V}_R<1.5\text{V}, \text{ then }\text{V}_{\text{IN}}=2.5\text{V} \end{array}$ |  |
| Output Noise   | e <sub>N</sub>   | _                     | 0.6                   | _                     | µV/√Hz | $I_{OUT}$ =100 mA, f=1 kHz,<br>C <sub>OUT</sub> =1 µF (X7R Ceramic),<br>V <sub>OUT</sub> =3.3V   |  |

Note 1: The minimum V<sub>IN</sub> must meet two conditions: V<sub>IN</sub>  $\ge$  2.0V and V<sub>IN</sub>  $\ge$  (V<sub>R</sub> + 1.0V).

2:  $V_R$  is the nominal regulator output voltage. For example:  $V_R$  = 1.8V, 2.5V, 3.0V, 3.3V, or 5.0V.

The input voltage  $V_{IN} = V_R + 1.0V$  or  $Vi_{IN} = 2.0V$  (whichever is greater);  $I_{OUT} = 100 \ \mu$ A.

3: TCV<sub>OUT</sub> = (V<sub>OUT-HIGH</sub> - V<sub>OUT-LOW</sub>) \*10<sup>6</sup> / (V<sub>R</sub> \*  $\Delta$ Temperature), V<sub>OUT-HIGH</sub> = highest voltage measured over the temperature range. V<sub>OUT-LOW</sub> = lowest voltage measured over the temperature range.

4: Load regulation is measured at a constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are determined using thermal regulation specification TCV<sub>OUT</sub>.

5: Dropout voltage is defined as the input to output differential at which the output voltage drops 2% below its measured value with an applied input voltage of  $V_R$  + 1.0V or 2.0V, whichever is greater.

#### **TEMPERATURE SPECIFICATIONS**

| Parameters                     | Sym   | Min | Тур       | Мах  | Units | Conditions                                     |
|--------------------------------|---|-----|-----------|------|-------|--|
| Temperature Ranges             |   |     |           |      |       |  |
| Operating Temperature Range    | T <sub>A</sub>  | -40 | _         | +85  | °C    |  |
| Storage Temperature Range      | Tstg  | -55 | —         | +125 | °C    |  |
| Thermal Package Resistance     |   |     |           |      |       |  |
| Thermal Resistance, 5LD SOT-23 | $\begin{array}{c} \theta_{JA} \\ \theta_{JC} \end{array}$ | _   | 256<br>81 |      | °C/W  | EIA/JEDEC JESD51-7<br>FR-4 0.063 4-Layer Board |

#### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated:  $V_R = 3.3V$ ,  $C_{OUT} = 1 \ \mu\text{F}$  Ceramic (X7R),  $C_{IN} = 1 \ \mu\text{F}$  Ceramic (X7R),  $I_L = 100 \ \mu\text{A}$ ,  $T_A = +25^{\circ}\text{C}$ ,  $V_{IN} = V_R + 1.0V$ , SOT-23-5.

**Note:** Junction Temperature  $(T_J)$  is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in Junction temperature over the Ambient temperature is not significant.




FIGURE 2-1: Quiescent Current vs. Input Voltage.




FIGURE 2-2: Voltage.

Quiescent Current vs. Input




FIGURE 2-3: Quiescent Current vs. Input Voltage.




FIGURE 2-4: Current.

Ground Current vs. Load








FIGURE 2-5: Current.








**Note:** Unless otherwise indicated:  $V_R = 3.3V$ ,  $C_{OUT} = 1 \ \mu\text{F}$  Ceramic (X7R),  $C_{IN} = 1 \ \mu\text{F}$  Ceramic (X7R),  $I_L = 100 \ \mu\text{A}$ ,  $T_A = +25^{\circ}\text{C}$ ,  $V_{IN} = V_R + 1.0V$ , SOT-23-5.








FIGURE 2-8: Output Voltage vs. Input Voltage.




FIGURE 2-9: Output Voltage vs. Input Voltage.




FIGURE 2-10: Output Voltage vs. Load Current.




FIGURE 2-11: Output Voltage vs. Load Current.





FIGURE 2-12: Output Voltage vs. Load Current.






FIGURE 2-13: Current.




FIGURE 2-14: Dropout Voltage vs. Load Current.




FIGURE 2-15:

Dynamic Line Response.




FIGURE 2-16: Dynamic Line Response.




FIGURE 2-17: Short Circuit Current vs. Input Voltage.







FIGURE 2-18: Load Reg Temperature.


**Note:** Unless otherwise indicated:  $V_R = 3.3V$ ,  $C_{OUT} = 1 \ \mu\text{F}$  Ceramic (X7R),  $C_{IN} = 1 \ \mu\text{F}$  Ceramic (X7R),  $I_L = 100 \ \mu\text{A}$ ,  $T_A = +25^{\circ}\text{C}$ ,  $V_{IN} = V_R + 1.0V$ , SOT-23-5.







*FIGURE 2-20:* Load Regulation vs. Temperature.



**FIGURE 2-21:** Line Regulation vs. Temperature.




FIGURE 2-22: Temperature.





FIGURE 2-23: Temperature.








FIGURE 2-24: PSRR vs. Frequency.

Note: Unless otherwise indicated:  $V_R$  = 3.3V,  $C_{OUT}$  = 1  $\mu$ F Ceramic (X7R),  $C_{IN}$  = 1  $\mu$ F Ceramic (X7R),  $I_L$  = 100  $\mu$ A,  $T_A = +25^{\circ}C$ ,  $V_{IN} = V_R + 1.0V$ , SOT-23-5.









FIGURE 2-26:

Power-Up Timing.



**FIGURE 2-27:** 

Dynamic Load Response.





FIGURE 2-28: Dynamic Load Response.



Power-Up Timing From FIGURE 2-29: SHDN.




FIGURE 2-30: **Output Noise** 

#### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

| Pin No.<br>SOT-23-5 | Name             | Function                   |
|---------------------|------------------|----------------------------|
| 2                   | GND              | Ground Terminal            |
| 5                   | V <sub>OUT</sub> | Regulated Voltage Output   |
| 1                   | V <sub>IN</sub>  | Unregulated Supply Voltage |
| 3                   | SHDN             | Shutdown Input             |
| 4                   | NC               | No Connection              |

#### TABLE 3-1: MCP1801 PIN FUNCTION TABLE

#### 3.1 Ground Terminal (GND)

Regulator ground. Tie GND to the negative side of the output and the negative side of the input capacitor. Only the LDO bias current (25  $\mu$ A typical) flows out of this pin; there is no high current. The LDO output regulation is referenced to this pin. Minimize voltage drops between this pin and the negative side of the load.

#### 3.2 Regulated Output Voltage (V<sub>OUT</sub>)

Connect  $V_{OUT}$  to the positive side of the load and the positive terminal of the output capacitor. The positive side of the output capacitor should be physically located as close to the LDO  $V_{OUT}$  pin as is practical. The current flowing out of this pin is equal to the DC load current.

#### 3.3 Unregulated Input Voltage (V<sub>IN</sub>)

Connect  $V_{IN}$  to the input unregulated source voltage. Like all low dropout linear regulators, low source impedance is necessary for the stable operation of the LDO. The amount of capacitance required to ensure low source impedance will depend on the proximity of the input source capacitors or battery type. For most applications, 0.1 µF of capacitance will ensure stable operation of the LDO circuit. The type of capacitor used can be ceramic, tantalum, or aluminum electrolytic. The low ESR characteristics of the ceramic will yield better noise and PSRR performance at high-frequency.

#### 3.4 Shutdown Input (SHDN)

The SHDN input is used to turn the LDO output voltage on and off. When the SHDN input is at a logic-high level, the LDO output voltage is enabled. When the SHDN input is pulled to a logic-low level, the LDO output voltage is disabled and the LDO enters a low quiescent current shutdown state where the typical quiescent current is 0.01  $\mu$ A. The SHDN pin does not have an internal pull-up or pull-down resistor. The SHDN pin must be connected to either V<sub>IN</sub> or GND to prevent the device from becoming unstable.

#### 4.0 DETAILED DESCRIPTION

#### 4.1 Output Regulation

A portion of the LDO output voltage is fed back to the internal error amplifier and compared with the precision internal bandgap reference. The error amplifier output will adjust the amount of current that flows through the P-Channel pass transistor, thus regulating the output voltage to the desired value. Any changes in input voltage or output current will cause the error amplifier to respond and adjust the output voltage to the target voltage (refer to Figure 4-1).

#### 4.2 Overcurrent

The MCP1801 internal circuitry monitors the amount of current flowing through the P-Channel pass transistor. In the event that the load current reaches the current limiter level of 300 mA (typical), the current limiter circuit will operate and the output voltage will drop. As the output voltage drops, the internal current foldback circuit will further reduce the output voltage causing the output current to decrease. When the output is shorted, a typical output current of 50 mA flows.

#### 4.3 Shutdown

The SHDN input is used to turn the LDO output voltage on and off. When the SHDN input is at a logic-high level, the LDO output voltage is enabled. When the SHDN input is pulled to a logic-low level, the LDO output voltage is disabled and the LDO enters a low quiescent current shutdown state where the typical quiescent current is 0.01  $\mu$ A. The SHDN pin does not have an internal pull-up or pull-down resistor. Therefore, the SHDN pin must be pulled either high or low to prevent the device from becoming unstable. The internal device current flows through the pull-up or pull-down resistor to the SHDN pin internal logic. The SHDN pin internal logic is equivalent to an inverter input.

#### 4.4 Output Capacitor


The MCP1801 requires a minimum output capacitance of 1  $\mu$ F for output voltage stability. Ceramic capacitors are recommended because of their size, cost, and environmental robustness qualities.

Aluminum-electrolytic and tantalum capacitors can be used on the LDO output as well. The output capacitor should be located as close to the LDO output as is practical. Ceramic materials X7R and X5R have low temperature coefficients and are well within the acceptable ESR range required. A typical 1  $\mu$ F X7R 0805 capacitor has an ESR of 50 milli-ohms. Larger LDO output capacitors can be used with the MCP1801 to improve dynamic performance and power supply ripple rejection performance. Aluminumelectrolytic capacitors are not recommended for low temperature applications of  $\leq 25^{\circ}$ C.

#### 4.5 Input Capacitor

Low input source impedance is necessary for the LDO output to operate properly. When operating from batteries, or in applications with long lead length (> 10 inches) between the input source and the LDO, some input capacitance is recommended. A minimum of 0.1  $\mu$ F to 4.7  $\mu$ F is recommended for most applications.

For applications that have output step load requirements, the input capacitance of the LDO is very important. The input capacitance provides the LDO with a good local low-impedance source to pull the transient currents from in order to respond quickly to the output load step. For good step response performance, the input capacitor should be of equivalent (or higher) value than the output capacitor. The capacitor should be placed as close to the input of the LDO as is practical. Larger input capacitors will also help reduce any high-frequency noise on the input and output of the LDO and reduce the effects of any inductance that exists between the input source voltage and the input capacitance of the LDO.



#### 5.0 FUNCTIONAL DESCRIPTION

The MCP1801 CMOS low dropout linear regulator is intended for applications that need the low current consumption while maintaining output voltage regulation. The operating continuous load range of the MCP1801 is from 0 mA to 150 mA. The input operating voltage range is from 2.0V to 10.0V, making it capable of operating from three or more alkaline cells or single and multiple Li-lon cell batteries.

#### 5.1 Input

The input of the MCP1801 is connected to the source of the P-Channel PMOS pass transistor. As with all LDO circuits, a relatively low source impedance (10 $\Omega$ ) is needed to prevent the input impedance from causing the LDO to become unstable. The size and type of the capacitor needed depends heavily on the input source type (battery, power supply) and the output current range of the application. For most applications a 0.1  $\mu$ F ceramic capacitor will be sufficient to ensure circuit stability. Larger values can be used to improve circuit AC performance.

#### 5.2 Output


The maximum rated continuous output current for the MCP1801 is 150 mA.

A minimum output capacitance of  $1.0 \ \mu$ F is required for small signal stability in applications that have up to 150 mA output current capability. The capacitor type can be ceramic, tantalum, or aluminum electrolytic.

#### 6.0 APPLICATION CIRCUITS & ISSUES

#### 6.1 Typical Application

The MCP1801 is most commonly used as a voltage regulator. Its low quiescent current and low dropout voltage make it ideal for many battery-powered applications.



#### FIGURE 6-1:

Typical Application Circuit.

#### 6.1.1 APPLICATION INPUT CONDITIONS

Package Type = SOT-23-5 Input Voltage Range = 2.4V to 5.0V $V_{IN}$  maximum = 5.0V $V_{OUT}$  typical = 1.8V $I_{OUT}$  = 50 mA maximum

#### 6.2 Power Calculations

#### 6.2.1 POWER DISSIPATION

The internal power dissipation of the MCP1801 is a function of input voltage, output voltage, and output current. The power dissipation, as a result of the quiescent current draw, is so low, it is insignificant (25.0  $\mu$ A x V<sub>IN</sub>). The following equation can be used to calculate the internal power dissipation of the LDO.

#### EQUATION 6-1:

$$P_{LDO} = (V_{IN(MAX))} - V_{OUT(MIN)}) \times I_{OUT(MAX))}$$

Where:

| $P_{LDO}$             | = | LDO Pass device internal power dissipation |
|-----------------------|---|--|
| V <sub>IN(MAX)</sub>  | = | Maximum input voltage                      |
| V <sub>OUT(MIN)</sub> | = | LDO minimum output voltage                 |

The maximum continuous operating temperature specified for the MCP1801 is +85°C. To estimate the internal junction temperature of the MCP1801, the total internal power dissipation is multiplied by the thermal resistance from junction to ambient ( $R\theta_{JA}$ ). The thermal resistance from junction to ambient for the SOT-23-5 pin package is estimated at 256°C/W.

#### **EQUATION 6-2:**

$$T_{J(MAX)} = P_{TOTAL} \times R\theta_{JA} + T_{AMAX}$$

Where:

| T <sub>J(MAX)</sub> | = | Maximum continuous junction temperature        |
|---------------------|---|--|
| P <sub>TOTAL</sub>  | = | Total device power dissipation                 |
| $R\theta_{JA}$      | = | Thermal resistance from<br>junction to ambient |
| T <sub>AMAX</sub>   | = | Maximum ambient temperature                    |

The maximum power dissipation capability for a package can be calculated given the junction-toambient thermal resistance and the maximum ambient temperature for the application. The following equation can be used to determine the package maximum internal power dissipation.

#### **EQUATION 6-3:**

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_{A(MAX)})}{R\theta_{JA}}$$

Where:

| P <sub>D(MAX)</sub> | = | Maximum device power dissipation               |
|---------------------|---|--|
| T <sub>J(MAX)</sub> | = | Maximum continuous junction temperature        |
| T <sub>A(MAX)</sub> | = | Maximum ambient temperature                    |
| $R\theta_{JA}$      | = | Thermal resistance from<br>junction to ambient |
|                     |   |  |

#### **EQUATION 6-4:**

$$T_{J(RISE)} = P_{D(MAX)} \times R\theta_{JA}$$

Where:

| $T_{J(RISE)}$      | = | Rise in device junction<br>temperature over the ambient<br>temperature |
|--------------------|---|--|
| P <sub>TOTAL</sub> | = | Maximum device power dissipation                                       |
| $R\theta_{JA}$     | = | Thermal resistance from<br>junction to ambient                         |

#### **EQUATION 6-5:**

$$T_J = T_{J(RISE)} + T_A$$

Where:

| $T_{\rm J}$          | = | Junction Temperature         |
|----------------------|---|------------------------------|
| T <sub>J(RISE)</sub> | = | Rise in device junction      |
| - ( - )              |   | temperature over the ambient |
|                      |   | temperature                  |
| T <sub>A</sub>       | = | Ambient temperature          |

#### 6.3 Voltage Regulator

Internal power dissipation, junction temperature rise, junction temperature and maximum power dissipation are calculated in the following example. The power dissipation, as a result of ground current, is small enough to be neglected.

#### 6.3.1 POWER DISSIPATION EXAMPLE

#### Package

Package Type: SOT-23-5

Input Voltage

 $V_{IN} = 2.4V \text{ to } 5.0V$ 

LDO Output Voltages and Currents

 $V_{OUT} = 1.8V$ 

 $I_{OUT} = 50 \text{ mA}$ 

**Maximum Ambient Temperature** 

 $T_{A(MAX)} = +40^{\circ}C$ 

#### **Internal Power Dissipation**

Internal Power dissipation is the product of the LDO output current times the voltage across the LDO (V\_{IN} to V\_{OUT}).

$$\begin{split} \mathsf{P}_{\mathsf{LDO}(\mathsf{MAX})} &= (\mathsf{V}_{\mathsf{IN}(\mathsf{MAX})} \cdot \mathsf{V}_{\mathsf{OUT}(\mathsf{MIN})}) \times \mathsf{I}_{\mathsf{OUT}(\mathsf{MAX})} \\ \mathsf{P}_{\mathsf{LDO}} &= (5.0\mathsf{V} \cdot (0.98 \times 1.8\mathsf{V})) \times 50 \text{ mA} \\ \mathsf{P}_{\mathsf{LDO}} &= 161.8 \text{ milli-Watts} \end{split}$$

#### **Device Junction Temperature Rise**

The internal junction temperature rise is a function of internal power dissipation and the thermal resistance from junction to ambient for the application. The thermal resistance from junction to ambient ( $R\theta_{JA}$ ) is derived from an EIA/JEDEC standard for measuring thermal resistance for small surface mount packages. The EIA/JEDEC specification is JESD51-7, "High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages". The standard describes the test method and board specifications for measuring the thermal resistance from junction to ambient. The actual thermal resistance for a particular application can vary depending on many factors, such as copper area and thickness. Refer to AN792, "A Method to Determine How Much Power a SOT-23 Can Dissipate in an Application", (DS00792), for more information regarding this subject.

$$\begin{split} T_{J(RISE)} &= P_{TOTAL} \ x \ Rq_{JA} \\ T_{JRISE} &= 161.8 \ \text{milli-Watts} \ x \ 256.0^{\circ}\text{C/Watt} \\ T_{JRISE} &= 41.42^{\circ}\text{C} \end{split}$$

#### **Junction Temperature Estimate**

To estimate the internal junction temperature, the calculated temperature rise is added to the ambient or offset temperature. For this example, the worst-case junction temperature is estimated in the following table.

 $T_{J} = T_{JRISE} + T_{A(MAX)}$  $T_{I} = 81.42^{\circ}C$ 

Maximum Package Power Dissipation at +25°C Ambient Temperature

SOT-23-5 (256°C/Watt =  $R\theta_{JA}$ )

 $P_{D(MAX)} = (85^{\circ}C - 25^{\circ}C) / 256^{\circ}C/W$ 

P<sub>D(MAX)</sub> = 234 milli-Watts

#### 6.4 Voltage Reference

The MCP1801 can be used not only as a regulator, but also as a low quiescent current voltage reference. In many microcontroller applications, the initial accuracy of the reference can be calibrated using production test equipment or by using a ratio measurement. When the initial accuracy is calibrated, the thermal stability and line regulation tolerance are the only errors introduced by the MCP1801 LDO. The low cost, low quiescent current, and small ceramic output capacitor are all advantages when using the MCP1801 as a voltage reference.




FIGURE 6-2: Using the MCP1801 as a Voltage Reference.


#### 6.5 Pulsed Load Applications

For some applications, there are pulsed load current events that may exceed the specified 150 mA maximum specification of the MCP1801. The internal current limit of the MCP1801 will prevent high peak load demands from causing non-recoverable damage. The 150 mA rating is a maximum average continuous rating. As long as the average current does not exceed 150 mA nor the maximum power dissipation of the packaged device, pulsed higher load currents can be applied to the MCP1801. The typical current limit for the MCP1801 is 300 mA ( $T_A$  +25°C).


#### 7.0 PACKAGING INFORMATION

#### 7.1 Package Marking Information

5-Lead SOT-23



| Standard Options for SOT-23 |                                   |      |     |  |  |  |
|-----------------------------|-----------------------------------|------|-----|--|--|--|
| Extended Temp               |                                   |      |     |  |  |  |
| Symbol                      | Symbol Voltage * Symbol Voltage * |      |     |  |  |  |
| 9X8#                        | 0.9                               | 9XZ# | 3.0 |  |  |  |
| 9XB#                        | 1.2                               | 9B2# | 3.3 |  |  |  |
| 9XK#                        | 1.8                               | 9BM# | 5.0 |  |  |  |
| 9XT#                        | 2.5                               | 9BZ# | 6.0 |  |  |  |





\* Custom output voltages available upon request. Contact your local Microchip sales office for more information.

| Legend | : XXX<br>Y<br>YY<br>WW<br>NNN<br>@3<br>* | Customer-specific information<br>Year code (last digit of calendar year)<br>Year code (last 2 digits of calendar year)<br>Week code (week of January 1 is week '01')<br>Alphanumeric traceability code<br>Pb-free JEDEC designator for Matte Tin (Sn)<br>This package is Pb-free. The Pb-free JEDEC designator (e3)<br>can be found on the outer packaging for this package. |
|--------|--|--|
| Note:  | be carrie                                | nt the full Microchip part number cannot be marked on one line, it will<br>d over to the next line, thus limiting the number of available<br>s for customer-specific information.  |


#### 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





L1 |-



|                          | Units            |      |          | MILLIMETERS |  |  |
|--------------------------|------------------|------|----------|-------------|--|--|
| C                        | Dimension Limits |      |          | MAX         |  |  |
| Number of Pins           |                  | 5    |          |             |  |  |
| Lead Pitch               | е                |      | 0.95 BSC |             |  |  |
| Outside Lead Pitch       | e1               |      | 1.90 BSC |             |  |  |
| Overall Height           | A                | 0.90 | -        | 1.45        |  |  |
| Molded Package Thickness | A2               | 0.89 | -        | 1.30        |  |  |
| Standoff                 | A1               | 0.00 | -        | 0.15        |  |  |
| Overall Width            | E                | 2.20 | -        | 3.20        |  |  |
| Molded Package Width     | E1               | 1.30 | -        | 1.80        |  |  |
| Overall Length           | D                | 2.70 | -        | 3.10        |  |  |
| Foot Length              | L                | 0.10 | -        | 0.60        |  |  |
| Footprint                | L1               | 0.35 | -        | 0.80        |  |  |
| Foot Angle               | φ                | 0°   | -        | 30°         |  |  |
| Lead Thickness           | С                | 0.08 | -        | 0.26        |  |  |
| Lead Width               | b                | 0.20 | -        | 0.51        |  |  |

#### Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-091B

## MCP1801

NOTES:

#### APPENDIX A: REVISION HISTORY

#### **Revision B (February 2008)**

The following is the list of modifications

- 1. Updated the Electrical Characteristics table.
- 2. Added FIGURE 2-30: "Output Noise".

#### Revision A (June 2007)

• Original Release of this Document.

## MCP1801

NOTES:

#### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| <u>PART NO. X-</u>  | <u> </u>   | Examples:  |
|---------------------|--|--|
| Device Tape         | Output Feature Tolerance Temp. Package<br>I Voltage Code | <ul> <li>a) MCP1801T-0902I/OT: Tape and Reel, 0.9V</li> <li>b) MCP1801T-1202I/OT: Tape and Reel, 1.2V</li> <li>c) MCP1801T-1802I/OT: Tape and Reel, 1.8V</li> <li>d) MCP1801T-2502I/OT: Tape and Reel, 2.5V</li> <li>e) MCP1801T-3002I/OT: Tape and Reel, 3.0V</li> <li>f) MCP1801T-5002I/OT: Tape and Reel, 3.3V</li> <li>g) MCP1801T-5002I/OT: Tape and Reel, 5.0V</li> <li>h) MCP1801T-6002I/OT: Tape and Reel, 6.0V</li> </ul> |
| Device:             | MCP1801: 150 mA, Low Quiescent Current LDO               |  |
| Tape and Reel:      | T = Tape and Reel  |  |
| Output Voltage *:   | $\begin{array}{llllllllllllllllllllllllllllllllllll$     |  |
| Extra Feature Code: | 0 = Fixed  |  |
| Tolerance:          | 2 = 2.0% (Standard)                                      |  |
| Temperature:        | $I = -40^{\circ}C \text{ to } +85^{\circ}C$              |  |
| Package Type:       | OT = Plastic Small Outline Transistor (SOT-23) 5-lead,   |  |

## MCP1801

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC<sup>32</sup> logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



### WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur** Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-572-9526 Fax: 886-3-572-6459

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/02/08