

#### **TDA1400**

# MONO CLASS-T DIGITAL AUDIO AMPLIFIER DRIVER USING DIGITAL POWER PROCESSING™ TECHNOLOGY

**Preliminary Information** 

Revision 0.65 - February 2006

#### **GENERAL DESCRIPTION**

The TDA1400 is a one-channel, Amplifier Driver that uses Tripath's proprietary Digital Power Processing (DPP<sup>TM</sup>) technology. The TDA1400 offers higher integration over previous Tripath amplifiers driver chipsets while providing exceptional audio performance for real world applications. Class-T amplifiers offer both the audio fidelity of Class-AB and the power efficiency of Class-D amplifiers.

The TDA1400 is typically configured as a single supply, bridged output. This makes the power supply requirements simpler and maximizes the output power for a given voltage rail. Additionally, the TDA1400 can be configured as a split supply, bridged amplifier, with the addition of some external components. The TDA1400 is capable of full range operation but the target application is subwoofers due to the high output power capability and single channel operation.

### **Applications**

- ➤ Home theater Subwoofers
- Car Audio Subwoofers
- Professional Active Speakers
- > High Power consumer full-range amplifier

#### **Benefits**

- Reduced system cost with smaller/less expensive power supply and heat sink
- Signal fidelity equal to high quality Class-AB amplifiers
- High dynamic range compatible with digital media such as CD and DVD

#### **Features**

- Class-T architecture with proprietary DPP
- "Audiophile" Sound Quality
- Full Audio Bandwidth, 20Hz to 20kHz
- > High Efficiency
- Supports wide range of output power levels and output loads by changing supply voltage and external Mosfets
- > Compatible with unregulated power supplies
- Output over-current protection
- > Over- and under-voltage protection
- Over-temperature protection
- > 48-Pin LQFP Package

#### **Absolute Maximum Ratings** (Note 1)

SYMBOL	PARAMETER	Value	UNITS
V5	5V Power Supply	6	V
V <sub>logic</sub>	Input logic level	V5 + 0.3	V
V10	10V Power Supply	12	V
T <sub>STORE</sub>	Storage Temperature Range	-55° to 150°	°C
VPP, VNN	Supply Voltage (Note 5)	+/-70	V
T <sub>A</sub>	Operating Free-air Temperature Range	-40° to 85°	°C
TJ	Junction Temperature	150°	°C
ESD <sub>HB</sub>	ESD Susceptibility – Human Body Model (Note 2) All pins	TBD	V
ESD <sub>MM</sub>	ESD Susceptibility – Machine Model (Note 3) All pins	TBD	V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

See the table below for Operating Conditions.

Note 2: Human body model, 100pF discharged through a 1.5K $\Omega$  resistor.

Note 3: Machine model, 220pF – 240pF discharged through all pins.

#### **Operating Conditions** (Note 4)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
V5	5V Power Supply	4.5	5	5.5	V
V10	10V Power Supply	9	10	11	V
T <sub>A</sub>	Operating Temperature Range	-40	25	85	°C
VPP	Positive Supply Voltage (note 5)	15		TBD	V
VNN	Negative Supply Voltage (note 5)	-15		-TBD	V

Note 4: Recommended Operating Conditions indicate conditions for which the device is functional. See Electrical Characteristics for guaranteed specific performance limits.

Note 5: The supply limitation is based on the internal over-current detection circuit. This limitation is subject to additional characterization. In addition, depending on feedback configuration, the TDA1400 can be used in single-supply applications, in which case, the negative supply, VNN, is not needed.

#### **Thermal Characteristics**

SYMBOL	PARAMETER	Value	UNITS
$\theta_{JA}$	Junction-to-ambient Thermal Resistance (still air)	TBD	C/W

#### **Electrical Characteristics** (Note 6)

 $T_A$  = 25 °C. See Application/Test Circuit on page 7. Unless otherwise noted, the supply voltages are V5=5V, V10=10V, and VPP = 60V.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
I <sub>5Q</sub>	Quiescent Current (Mute = 0V)			50		mA
I <sub>10Q</sub>	Quiescent Current (Mute = 0V)	No Load, FETs: FQP19N10, FQP22P10, $R_{BBM} = 40.2k\Omega$		100		mA
I <sub>VPPQ</sub>	Quiescent Current (Mute = 0V)	No Load, FETs: FQP19N10, FQP22P10, $R_{BBM} = 40.2k\Omega$		30		mA
I <sub>5MUTE</sub>	Mute Supply Current (Mute = 5V)			50		mA
I <sub>10MUTE</sub>	Mute Supply Current (Mute = 5V)			0		mA
I <sub>VPPMUTE</sub>	Mute Supply Current (Mute = 5V)			0		mA
V <sub>IH</sub>	High-level input voltage (MUTE)		3.5			V
$V_{IL}$	Low-level input voltage (MUTE)				1.0	V
V <sub>OH</sub>	High-level output voltage (HMUTE)	I <sub>OH</sub> = 3mA	4.0			V
$V_{OL}$	Low-level output voltage (HMUTE)	I <sub>OL</sub> = 3mA			0.5	V
V <sub>TOC</sub>	Over Current Sense Voltage Threshold	XXV Common Mode Voltage XXV Common Mode Voltage	TBD TBD	0.56 0.56	TBD TBD	V
IVPPSENSE	VPPSENSE Threshold Currents	Over-voltage turn on (muted) Over-voltage turn off (mute off) Under-voltage turn off (mute off) Under-voltage turn on (muted)	TBD TBD	138 135 55 52	TBD TBD	μΑ μΑ μΑ μΑ
V <sub>VPPSENSE</sub>	Threshold Voltages with $R_{VPP1}$ = $R_{VPP1}$ = 562K $\Omega$ (Notes 7, 8)	Over-voltage turn on (muted) Over-voltage turn off (mute off) Under-voltage turn off (mute off) Under-voltage turn on (muted)	TBD TBD	77.6 75.9 30.9 29.2	TBD TBD	V V V
Ivnnsense	VNNSENSE Threshold Currents	Over-voltage turn on (muted) Over-voltage turn off (mute off) Under-voltage turn off (mute off) Under-voltage turn on (muted)	TBD TBD	138 135 51 48	TBD TBD	μΑ μΑ μΑ μΑ
VVNNSENSE	Threshold Voltages with R <sub>VNN1</sub> = $562$ K $\Omega$ R <sub>VNN2</sub> = $1.69$ M $\Omega$ (Note 7, 8)	Over-voltage turn on (muted) Over-voltage turn off (mute off) Under-voltage turn off (mute off) Under-voltage turn on (muted)	TBD TBD	77.6 75.9 28.7 27.0	TBD TBD	V V V

Note 6: Minimum and maximum limits are guaranteed but may not be 100% tested.


Note 7: These supply voltages are calculated using the I<sub>VPPSENSE</sub> and I<sub>VNNSENSE</sub> values shown in the Electrical Characteristics table. The typical voltage values shown are calculated using a R<sub>VPP</sub> and R<sub>VNN</sub> values without any tolerance variation. The minimum and maximum voltage limits shown include either a +1% or -1% (+1% for Over-voltage turn on and Under-voltage turn off, -1% for Over-voltage turn off and Under-voltage turn on) variation of R<sub>VPP</sub> or R<sub>VNN</sub> off the nominal 562kohm and 1.69Mohm values. These voltage specifications are examples to show both typical and worst case voltage ranges for the given R<sub>VPP</sub> and R<sub>VNN</sub> resistor values. Please refer to the Application Information section for a more detailed description of how to calculate the over and under voltage trip voltages for a given resistor value.

Note 8: The fact that the over-voltage specifications exceed the absolute maximum of +/-70V for the TDA1400 does not imply that the part will work properly at these elevated supply voltages. It also does not imply that the TDA1400 is tested or guaranteed at these supply voltages. The supply voltages are simply a calculation based on the process spread of the I<sub>VPPSENSE</sub> and I<sub>VNNSENSE</sub> currents (see note 7).

**Performance Characteristics – Single Supply**  $T_A$  = 25 °C. Unless otherwise noted, the supply voltages are V5=5V, V10=10V, and VPP = 60V, the input frequency is 100Hz and the measurement bandwidth is 20kHz. See Application/Test Circuit.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
P <sub>OUT</sub>	Output Power (continuous output)	THD+N = 0.1%, $R_L = 4\Omega$ THD+N = 1%, $R_L = 4\Omega$		310 350		W W
		THD+N = 10%, $R_L = 4\Omega$		425		W
		THD+N = 0.1%, $R_L = 6\Omega$		240		W
		THD+N = 1%, $R_L = 6\Omega$		270		W
		THD+N = 10%, $R_L = 6\Omega$		320		W
		THD+N = 0.1%, $R_L = 8\Omega$		180		W
		THD+N = 1%, $R_L = 8\Omega$		200		W
		THD+N = 10%, $R_L = 8\Omega$		260		W
THD + N	Total Harmonic Distortion Plus Noise	$P_{OUT}$ = 100W, $R_L$ = $8\Omega$		0.005		%
IHF-IM	IHF Intermodulation Distortion	19kHz, 20kHz, 1:1 (IHF), $R_L = 8\Omega$ $P_{OUT} = 25W/Channel$		0.05		%
SNR	Signal-to-Noise Ratio	A Weighted, $R_L = 4\Omega$ , $P_{OUT} = 425W/Channel$		104		dB
η	Power Efficiency	$P_{OUT}$ = 250W/Channel, $R_L$ = $8\Omega$		90		%
A <sub>V</sub>	Amplifier Gain	$P_{OUT}$ = 10W/Channel, $R_L$ = $8\Omega$ See Application / Test Circuit		TBD		V/V
A <sub>VERROR</sub>	Channel to Channel Gain Error	$P_{OUT}$ = 10W/Channel, $R_L$ = 8Ω See Application / Test Circuit			0.5	dB
e <sub>NOUT</sub>	Output Noise Voltage	A-Weighted, input shorted		250		μV
		$R_{FBC}$ = 20k $\Omega$ , $R_{FBB}$ = 2.21k $\Omega$ , and				
		$R_{FBA} = 1k\Omega$				
V <sub>OFFSET</sub>	Output Offset Voltage	No Load, Mute = Logic Low	-1.0		1.0	V
		1% R <sub>FBA</sub> , R <sub>FBB</sub> and R <sub>FBC</sub> resistors				


#### **TDA1400 Pinout**




## **Pin Description**

Pin	Function	Description
1	OAOUT AUX	Output of auxiliary op-amp
2	INV_AUX	Negative input of auxiliary op-amp. Internally biased at 2.5VDC.
3	BIASCAP	Bandgap reference times two (typically 2.5VDC). Used to set the common mode voltage for the input op amps. This pin is not capable of driving external circuitry.
4	DCMP	Internal mode selection. This pin must be connected to 5V for proper device operation.
5	AGND	Analog Ground
6, 32	V5	5 Volt power supply input
7	BBMSET	Break-before-make timing control to prevent shoot-through in the output Mosfets.
8	GATEOFF	10V under-voltage fault pin (requires external pull-up resistor)
9, 10	OCSP_NEG, OCSN_NEG	Over-current detect pins for negative output.
11	FBK_NEG	Switching feedback for negative output.
13, 24	PGND	Power Ground.
15	HO_NEG	High side gate drive output for negative amplifier half-bridge
17	L0_NEG	Low side gate drive output for negative amplifier half-bridge
20	LO_POS	Low side gate drive output\ for positive amplifier half-bridge
22	HO_POS	High side gate drive output for positive amplifier half-bridge
25	V10	10 Volt power supply input. Used for gate drive circuitry.
27	FBK_POS	Switching feedback for positive output.
28, 29	OCSN_POS, OCSP_POS	Over-current detect pins for positive output.
30	FAULT	A logic high output indicates an under-voltage (5V or 10V), over-current or over-temperature condition (requires and external pull-down resistor).
33	OCD2	Over-Current Detect pin. This pin must be connected to AGND for proper device operation.
34	REF	Internal bandgap reference voltage; approximately 1.0 VDC. Requires an external 8.25k resistor to AGND.
35	OCD1	Over-Current Detect pin. This pin must be connected to AGND for proper device operation.
36	SUB	Substrate pin. Must connect to AGND.
38	VNNSENSE	Negative supply voltage sense input. This pin is used for both over and under voltage sensing for the VNN supply.
40	VPPSENSE	Positive supply voltage sense input. This pin is used for both over and under voltage sensing for the VPP supply.
41, 42	AGND	Analog Ground. External input circuitry such as preamps or gain controls should be referenced to these pins.
43, 44	V5	5 Volt power supply input.
45	OAOUT_AMP	Output of op-amp used to provide signal to the amplifier.
46	INV_AMP	Negative input of amplifier op-amp.
47	MUTE	When set to logic high, the amplifier is in idle mode. When low (grounded), the amplifier outputs are fully operational. Mute can be connected to the FAULT pin to enable auto restart after a fault occurrence.
12,14,16, 18,19,21, 23, 26 31,37, 39, 48	NC	Not Connected internally. These pins may be grounded or left floating on the PCB layout.

### **Application Circuit - Single Supply**



### **Application Circuit - Split Supply**





## **External Components Description** (Refer to the Application/Test Circuit)


R <sub>I</sub>	Description  Inverting input resistance to provide AC gain in conjunction with R <sub>F</sub> . This input is
• 4	biased at the BIASCAP voltage (approximately 2.5VDC).
R <sub>F</sub>	Feedback resistor to set AC gain in conjunction with R <sub>I</sub> . Please refer to the Amplifi
• • •	Gain paragraph, in the Application Information section.
Cı	AC input coupling capacitor which, in conjunction with R <sub>I</sub> , forms a high-pass filter a
O <sub>1</sub>	$f_{\rm c} = 1/(2\pi R_{\rm i} C_{\rm i})$ .
_	
$R_{FBA}$	Feedback divider resistor connected to V5. This value of this resistor depends on
	the supply voltage setting and helps set the TDA1400 gain in conjunction with R <sub>I</sub> , F
	R <sub>FBA</sub> , and R <sub>FBC</sub> . Please see the Modulator Feedback Design paragraphs in the
	Application Information Section.
$R_{FBB}$	Feedback divider resistor connected to AGND. This value of this resistor depends
	on the supply voltage setting and helps set the TDA1400 gain in conjunction with l
	$R_{F,R_{FBA,}}$ and $R_{FBC}$ . Please see the Modulator Feedback Design paragraphs in the
	Application Information Section.
$R_{FBC}$	Feedback resistor connected from either the OUTP to FBK_POS or OUTN to
	FBK_NEG. The value of this resistor depends on the supply voltage setting and
	helps set the TDA1400 gain in conjunction with R <sub>I</sub> , R <sub>F</sub> , R <sub>FBA</sub> , and R <sub>FBB</sub> . It should be
	noted that $R_{FBC}$ must have a power rating of greater than $P_{DISS} = VPP^2/(2R_{FBC})$ .
	Please see the Modulator Feedback Design paragraphs in the Application
	Information Section.
C <sub>FB</sub>	Feedback delay capacitor that both lowers the idle switching frequency and filters
	very high frequency noise from the feedback signal, which improves amplifier
	performance. The same value C <sub>FB</sub> should be used for each side and located direc
	at FBK_POS and FBK_NEG. Please refer to the Application / Test Circuit.
R <sub>OFA</sub>	Potentiometer used to manually trim the DC offset on the output of the TDA1400.
R <sub>OFB</sub>	Resistor that limits the DC offset trim range and allows for precise adjustment.
C <sub>OF</sub>	Capacitor that filters the manual DC offset trim voltage.
R <sub>REF</sub>	Bias resistor. Locate close to pin 34 and ground to plane with a low impedance
· KEF	connection to pins 41 and 42.
R <sub>BBMSET</sub>	Bias current setting resistor for the BBM setting. Locate close to pin 7 and ground
· ARRINIPE I	directly to pin 5. See Application Information on how to determine the value for
	R <sub>BBM</sub> .
C <sub>A</sub>	BIASCAP decoupling capacitor. Locate close to pin 3 and ground to plane with a
<b>∪</b> A	low impedance connection to pins 41 and 42.
Cs	Supply decoupling capacitor for the power pins. For optimum performance, these
O <sub>S</sub>	components should be located close to the TDA1400 and returned to their
	respective ground as shown in the Application Circuit.
D	Main overvoltage and undervoltage sense resistor for the negative supply (VNN).
$R_{VNN1}$	
	Please refer to the Electrical Characteristics Section for the trip points as well as the hystorogic hand. Also, please refer to the Over / Linder voltage Protection section
	hysteresis band. Also, please refer to the Over / Under-voltage Protection section
	the Application Information for a detailed discussion of the internal circuit operation
	and external component selection. When using a single power supply, this circuit
	can be defeated by connecting a 16K $\Omega$ resistor to AGND.
$R_{VNN2}$	Secondary overvoltage and undervoltage sense resistor for the negative supply
	(VNN). This resistor accounts for the internal $V_{\text{NNSENSE}}$ bias of 1.25V. Nominal
	resistor value should be three times that of R <sub>VNN1</sub> . Please refer to the Over / Unde
	voltage Protection section in the Application Information for a detailed discussion of
	the internal circuit operation and external component selection. When using a sing
	power supply, omit R <sub>VNN2</sub> .
$R_{VPP1}$	Main overvoltage and undervoltage sense resistor for the positive supply (VPP).
	Please refer to the Electrical Characteristics Section for the trip points as well as the
nu Dota Ch	hysteresis hand. Also, please refer to the Over / Under-voltage Protection section
w.DataSh	the Application Information for a detailed discussion of the internal circuit operation
	and external component selection.


	(VPP). This resistor accounts for the internal $V_{PPSENSE}$ bias of 2.5V. Nominal resistor value should be equal to that of $R_{VPP1}$ . Please refer to the Over / Undervoltage Protection section in the Application Information for a detailed discussion of the internal circuit operation and external component selection.
R <sub>s</sub>	Over-current sense resistor. Please refer to the section, Setting the Over-current Threshold, in the Application Information for a discussion of how to choose the value of $R_{\rm S}$ to obtain a specific current limit trip point.
C <sub>HBR</sub>	Supply decoupling for the high current Half-bridge supply pins. These components must be located as close to the output MOSFETs as possible to minimize output ringing which causes power supply overshoot. By reducing overshoot, these capacitors maximize both the TDA1400 and output MOSFET reliability. These capacitors should have good high frequency performance including low ESR and low ESL. In addition, the capacitor rating must be twice the maximum VPP voltage. Panasonic EB capacitors are ideal for the bulk storage (nominally 33uF) due to their high ripple current and high frequency design.
$R_G$	Gate resistor, which is used to control the MOSFET rise/ fall times. This resistor serves to dampen the parasitics at the MOSFET gates, which, in turn, minimizes ringing and output overshoots. The typical power rating is 1/2 watt.
$D_G$	Gate diode, which adds additional BBM and serves to match the unequal rise and fall times of $Q_N$ and $Q_P$ . An ultra-fast diode with a current rating of at least 200mA should be used.
D <sub>BIAS</sub>	Diode that keeps the gate capacitor biased at the proper voltage when the supply voltage decreases.
$C_G$	Gate capacitor that ac-couples the TDA1400 from the high voltage MOSFETs.
R <sub>ISA</sub> , R <sub>ISB</sub>	Bias resistors for the increasing supply circuits.
$C_{ISA}$	Bias capacitor for the increasing supply circuits.
$Q_{ISP}$	P-channel bipolar transistor for the circuit which charges the high side gate capacitors, C <sub>G</sub> , to VPP, in the case where the VPP supply increases in magnitude.
$Q_{ISN}$	N-channel bipolar transistor for the circuit which charges the low side gate capacitors, C <sub>G</sub> , to VNN, in the case where the VNN supply increases in magnitude.
C <sub>z</sub>	Zobel capacitor, which in conjunction with $R_Z$ , terminates the output filter at high frequencies. Use a high quality film capacitor capable of sustaining the ripple current caused by the switching outputs.
$Q_P$	P-channel power-MOSFET of the output stage.
$Q_N$	N-channel power-MOSFET of the output stage.
R <sub>z</sub>	Zobel resistor, which in conjunction with $C_Z$ , terminates the output filter at high frequencies. The combination of $R_Z$ and $C_Z$ minimizes peaking of the output filter under both no load conditions or with real world loads, including loudspeakers which usually exhibit a rising impedance with increasing frequency. Depending on the program material, the power rating of $R_Z$ may need to be adjusted. The typical power rating is 2 watts.
L <sub>O</sub>	Output inductor, which in conjunction with $C_O$ , demodulates (filters) the switching waveform into an audio signal. Forms a second order filter with a cutoff frequency of $f_C = 1/(2\pi\sqrt{L_OC_O})$ and a quality factor of $Q = R_LC_O/\sqrt{L_OC_O}$ .
Co	Output capacitor, which, in conjunction with L <sub>O</sub> , demodulates (filters) the switching waveform into an audio signal. Forms a second order low-pass filter with a cutoff
	frequency of $f_C = 1/(2\pi\sqrt{L_OC_O})$ and a quality factor of $Q = R_L C_O/2\sqrt{L_OC_O}$ . Use a high quality film capacitor capable of sustaining the ripple current caused by the switching outputs.
D <sub>DS</sub>	These diodes must be connected from either the drain of the p-channel MOSFET to the source of the n-channel MOSFET, or the source of the p-channel MOSFET to the drain of the n-channel MOSFET This diode absorbs any high frequency overshoots caused by the output inductor $L_{\rm O}$ during high output current conditions.
D <sub>DS</sub>	These diodes must be connected from either the drain of the p-channel MOSFET to the source of the n-channel MOSFET, or the source of the p-channel MOSFET to the drain of the n-channel MOSFET This diode absorbs any high frequency
	These diodes must be connected from either the drain of the p-channel MOSFET to the source of the n-channel MOSFET, or the source of the p-channel MOSFET to the drain of the n-channel MOSFET This diode absorbs any high frequency overshoots caused by the output inductor L <sub>O</sub> during high output current conditions. In order for this diode to be effective it must be connected directly to the two MOSFETs. An ultra-fast recovery diode that can sustain the entire supply voltage


### **Typical Performance Characteristics – Single Supply**



















### **Typical Performance Characteristics – Single Supply**
















## **Typical Performance Characteristics – Single Supply**





#### **Application Information**

#### TDA1400 Basic Amplifier Operation

The audio input signal is fed to the processor internal to the TDA1400, where a switching pattern is generated. The average idle (no input) switching frequency is approximately 700kHz. With an input signal, the pattern is spread spectrum and varies between approximately 200kHz and 1.5MHz depending on input signal level and frequency. These switching patterns are inputted to a MOSFET driver and then outputted to LO\_POS (LO\_NEG) and HO\_POS (HO\_NEG) which are ac-coupled to a complementary pair of power MOSFETs. The output of the MOSFETs is a power-amplified version of the switching pattern that switches between VPP and PGND, in the typical single supply application. This signal is then low-pass filtered to obtain an amplified reproduction of the audio input signal.

The processor is operated from a 5-volt supply while the FET driver is operated from a 10-volt supply. The FET driver inserts a "break-before-make" dead time between the turn-off of one transistor and the turn-on of the other in order to minimize shoot-through currents in the external MOSFETs. The dead time can be programmed by adjusting R<sub>BBMSET</sub>. Feedback information from the output of the complementary FETs is supplied to the processor via FBK POS and FBK NEG.

Complementary MOSFETs are used to formulate a full-bridge configuration for the power stage of the amplfier. The gate capacitors,  $C_G$ , are used to ac-couple the FET driver to the complementary MOSFETs. The gate resistors,  $R_G$ , are used to control MOSFET slew rate and thereby minimize voltage overshoots. Additional circuits are explained in the RB-TDA1400 document.

#### Circuit Board Layout

The TDA1400 is a power (high current) amplifier that operates at relatively high switching frequencies. The output of the amplifier switches between VPP and PGND at high speeds while driving large currents. This high-frequency digital signal is passed through an LC low-pass filter to recover the amplified audio signal. Since the amplifier must drive the inductive LC output filter and speaker loads, the amplifier outputs can be pulled above the supply voltage and below ground by the energy in the output inductance. To avoid subjecting the TDA1400 and the complementary MOSFETs to potentially damaging voltage stress, it is critical to have a good printed circuit board layout. It is recommended that Tripath's layout and application circuit be used for all applications and only be deviated from after careful analysis of the effects of any changes. Please refer to the TDA1400 reference board document, RB-TDA1400, for additional information.

The trace that connects the drain of the p-channel output MOSFET to the drain of the n-channel output MOSFET is very important. This connection should be as wide and short as possible to minimize inductance. Inductance on this trace can cause the switching output to over/undershoot potentially causing damage to both the TDA1400 and the output MOSFETs.

The following components are important to place near the TDA1400 or output MOSFET pins. The recommendations are ranked in order of layout importance, either for proper device operation or performance considerations.

- The capacitors, C<sub>HBR</sub>, provide high frequency bypassing of the amplifier power supplies and will serve to reduce spikes across the supply rails. Please note that both MOSFET half-bridges must be decoupled separately. In addition, the voltage rating for C<sub>HBR</sub> should be at least 100V as this capacitor is exposed to the full supply range, VPP-PGND (single supply) or VPP-VNN (split supply).
- C<sub>FB</sub> removes very high frequency components from the amplifier feedback signals and lowers the output switching frequency by delaying the feedback signals. The capacitors, C<sub>FB</sub>, should be surface mount types, located on the "solder" side of the board as close to their respective TDA1400 pins as possible.
   WWW.DataSheet4U.com
  - D<sub>DS</sub> should be placed as close to the drain and source of the output MOSFETs as possible with direct routing either from the drain of the p-channel MOSFET to the source of the n-channel

MOSFET or from the source of the p-channel MOSFET to the drain of the n-channel MOSFET. The output over/undershoots are very high-speed transients. If these diodes are placed too far away from the MOSFETs, they will be ineffective.

- To minimize noise pickup and minimize THD+N, R<sub>FBA</sub>, R<sub>FBB</sub>, and R<sub>FBC</sub> should be located as close to the TDA1400 as possible. Make sure that the routing of the high voltage feedback lines is kept far away from the input op amps or significant noise coupling may occur.
- The main supply decoupling capacitors, C<sub>S</sub>, should be located close to the output devices, Q<sub>N</sub> and Q<sub>P</sub>. These will absorb energy when D<sub>SD</sub> and D<sub>DS</sub> conduct. Also, the bulk decoupling capacitors, C<sub>S</sub>, will shunt energy generated by the main supply lead trace inductance.

Some components are not sensitive to location but are very sensitive to layout and trace routing.

- For proper over-current detection, the sense lines connected to RS must be kelvin connected directly from the terminals of R<sub>S</sub> back to OCSP\_POS (OCSP\_NEG) and OCSN\_POS (OCSN\_NEG). The traces should be run in parallel back to the TDA1400 pins without deviation. Improper layout with respect to R<sub>S</sub> will result in premature over-current detection due to additional IR losses.
- To maximize the damping factor and reduce distortion and noise, the modulator feedback connections should be routed directly to the pins of the output inductors. L<sub>o</sub>.
- The output filter capacitor, C<sub>O</sub>, and zobel capacitor, C<sub>Z</sub>, should be star connected back to PGND.
- The feedback signals that come directly from the output inductors are high voltage and high frequency in nature. If they are routed close to the input nodes, INV\_AMP, the high impedance inverting op-amp pin will pick up noise. This coupling will result in significant background noise, especially when the input is AC coupled to ground. Thus, care should be taken such that the feedback lines are not routed near any of the input section.
- To minimize the possibility of any noise pickup, the trace lengths of IINV\_AMP should be kept as short as possible. This is most easily accomplished by locating the input resistors,  $R_{\rm I}$  and the input stage feedback resistors,  $R_{\rm F}$  as close to the TDA1400 as possible. In addition, the offset trim resistor,  $R_{\rm OFB}$ , which connects to either INV\_AMP, should be located close to the TDA1400 input section.

#### TDA1400 Grounding

Proper grounding techniques are required to maximize TDA1400 functionality and performance. Parametric parameters such as THD+N, Noise Floor and Crosstalk can be adversely affected if proper grounding techniques are not implemented on the PCB layout. The following discussion highlights some recommendations about grounding both with respect to the TDA1400 as well as general "audio system" design rules.

The TDA1400 is divided into three sections: the input processor section, the FET driver section, and the complementary output MOSFETs (high voltage) section. On the RB\_TDA1400 evaluation board, the ground is also divided into distinct sections, Analog Ground (AGND) and Power Ground (PGND). To minimize ground loops and keep the audio noise floor as low as possible, the two grounds must be only connected at a single point.

The ground for the 5V supply is referred to as the analog ground and must be connected to pins 5, 41 and 42 on the TDA1400. Additionally, any external input circuitry such as preamps, or active filters, should be referenced to the pins 41 and 42.

For the power section, Tripath has traditionally used a "star" grounding scheme, though a solid ground plane is also effective and used on the RB-TDA1400. Any type of shield or chassis connection would be

connected directly to the ground star located at the power supply. These precautions will both minimize audible noise and enhance the crosstalk performance of the TDA1400.

#### TDA1400 Amplifier Gain

The gain of the TDA1400 is the product of the input stage gain and the modulator gain for the TDA1400. Please refer to the sections, Input Stage Design, and Modulator Feedback Design, for a complete explanation of how to determine the external component values.

$$A_V$$
TDA1400 =  $A_V$ INPUTSTAGE \*  $A_V$  MODULATOR

$$A_{V \text{ TDA1400}} \approx -\frac{R_{F}}{R_{I}} \left( \frac{R_{FBC} * (R_{FBA} + R_{FBB})}{R_{FBA} * R_{FBB}} + 1 \right)$$

For example, using a TDA1400 with the following external components,

$$R_1 = 20k\Omega$$

 $R_F = 20k\Omega$ 

 $R_{FBA} = 2.21k\Omega$ 

 $R_{FBB} = 1k\Omega$ 

 $R_{FBC}$  = 20 $k\Omega$ 

$$A_{V \text{ TDA1400}} \approx -\frac{20 k \Omega}{20 k \Omega} \left( \frac{20.0 k \Omega * (1.0 k \Omega + 2.21 k \Omega)}{1.0 k \Omega * 2.21 k \Omega} + 1 \right) = -30.05 \frac{V}{V}$$

#### Input Stage Design

The TDA1400 input stage is configured as an inverting amplifier, allowing the system designer flexibility in setting the input stage gain and frequency response. Figure 2 shows a typical application where the input stage is a constant gain inverting amplifier. The input stage gain should be set so that the maximum input signal level will drive the input stage output to 4Vpp.

The gain of the input stage, above the low frequency high pass filter point, is that of a simple inverting amplifier:

$$A_{V} \text{INPUTSTAGE} = -\frac{R_F}{R_I}$$

$$C_i \qquad R_R \qquad V_5$$

$$INPUT1 \qquad INV_AUX \qquad 2$$

$$OAOUT_AUX \qquad 1$$

Figure 2: TDA1400 Input Stage

#### Input Capacitor Selection

 $C_I$  can be calculated once a value for  $R_I$  has been determined.  $C_I$  and  $R_I$  determine the input low-frequency pole. Typically this pole is set below 10Hz to minimize attenuation at 20Hz.  $C_{IN}$  is calculated according to:

$$C_{I} = 1 / (2\pi x F_{P} x R_{I})$$

where:  $R_I = Input resistor value in ohms (typically <math>20k\Omega$ )

 $F_P$  = Input low frequency pole (typically 3.6Hz)

#### Auxiliary Op Amp

The unused inverting op amp, as shown, is simply a voltage follower. As configured, it is not used in the circuit. But this op amp can be used for any general purpose filtering function that requires an inverting op amp.

#### Modulator Feedback Design

The modulator converts the signal from the input stage to the high-voltage output signal. The optimum gain of the modulator is determined from the maximum allowable feedback level for the modulator and maximum supply voltages for the power stage. Depending on the maximum supply voltage, the feedback ratio will need to be adjusted to maximize performance. The values of  $R_{FBA}$ ,  $R_{FBB}$  and  $R_{FBC}$  (see explanation below) define the gain of the modulator. Once these values are chosen, based on the maximum supply voltage, the gain of the modulator will be fixed.

For the best signal-to-noise ratio and lowest distortion, the modulator feedback resistors should be adjusted to produce a differential modulator feedback voltage should be approximately 4Vpp. This will keep the gain of the modulator as low as possible and still allow headroom so that the feedback signal does not clip the modulator feedback stage. Sometimes increasing the value of R<sub>FBC</sub> may be necessary to achieve full power for the amplifier since the input stage will clip at approximately 4Vpp. This will ensure that the input stage doesn't clip before the output stage.

Figure 3 shows how the feedback from the output of the amplifier is returned to the input of the modulator. The input to the modulator (FBK\_POS and FBK\_NEG) can be viewed as inputs to an inverting differential amplifier.  $R_{FBA}$  and  $R_{FBB}$  bias the feedback signal to approximately 2.5V and  $R_{FBC}$  scales the large OUTP / OUTN signal to down to 4Vpp differentially.




Figure 3: Modulator Feedback

#### For **SINGLE-SUPPLY** operation:

The modulator feedback resistors are:

$$R_{\text{FBB}} = \text{User specified, typically } 1\text{K}\,\Omega$$
 
$$R_{\text{FBC}} = 350 * \textit{VPP} - 1000$$
 
$$R_{\text{FBB}} = \frac{2333.33 * R_{\text{FBC}}}{(1000 + R_{\text{FBC}})}$$
 
$$A_{\text{V - MODULATOR}} \approx \frac{R_{\text{FBC}} * (R_{\text{FBA}} + R_{\text{FBB}})}{R_{\text{FBA}} * R_{\text{FBB}}} + 1$$

For example, in a system with a **SINGLE-SUPPLY** of  $VPP_{MAX} = 60V$ ,

$$R_{FBA}$$
 = 2.22k $\Omega$ , use 2.21k $\Omega$ , 1%  
 $R_{FBB}$  = 1k $\Omega$ , 1%  
 $R_{FBC}$  = 20k $\Omega$ , 1%

The resultant modulator gain is:

Av - modulator 
$$\approx \frac{20.0k \ \Omega * (1.0k \ \Omega + 2.21k \ \Omega)}{1.0k \ \Omega * 2.21k \ \Omega} + 1 = 30.05 V/V$$

#### For **SPLIT-SUPPLY** operation:

The modulator feedback resistors are:

$$\begin{split} &\mathsf{R}_{\mathsf{FBA}} = \mathsf{User} \;\; \mathsf{specified}, \;\; \mathsf{typically} \;\; \mathsf{1K}\,\Omega \\ &\mathsf{R}_{\mathsf{FBB}} = \frac{\mathsf{R}_{\mathsf{FBA}} \;\; \mathsf{*VPP}}{(\mathsf{VPP} \;\; \mathsf{-4})} \\ &\mathsf{R}_{\mathsf{FBC}} = \frac{\mathsf{R}_{\mathsf{FBA}} \;\; \mathsf{*VPP}}{4} \\ &\mathsf{A}_{\mathsf{V} \;\; \mathsf{-MODULATOR}} \;\; \approx \frac{\mathsf{R}_{\mathsf{FBC}} \;\; \mathsf{*} \; (\mathsf{R}_{\mathsf{FBA}} \;\; \mathsf{+R}_{\mathsf{FBB}})}{\mathsf{R}_{\mathsf{FBA}} \;\; \mathsf{*} \; \mathsf{R}_{\mathsf{FBB}}} + 1 \end{split}$$

The above equations assume that VPP=|VNN|.

For example, in a system with a SPLIT-SUPPLY of VPP<sub>MAX</sub>=60V and VNN<sub>MAX</sub>=-60V,

$$R_{FBA}$$
 = 1kΩ, 1%  
 $R_{FBB}$  = 1.071kΩ, use 1.07kΩ, 1%  
 $R_{FBC}$  = 15.0kΩ, use 15.0kΩ, 1%

The resultant modulator gain is:

AV - MODULATOR 
$$\approx \frac{15.0k \ \Omega * (1.0k \ \Omega + 1.07k \ \Omega)}{1.0k \ \Omega * 1.07k \ \Omega} + 1 = 30.02V/V$$

#### Mute

When a logic high signal is supplied to MUTE, both amplifier channels are muted (complementary MOSFETs are turned off). When a logic level low is supplied to MUTE, both amplifiers are fully operational. There is a delay of approximately 240 milliseconds between the de-assertion of MUTE and the un-muting of the TDA1400.

#### Turn-on & Turn-off Noise

If turn-on or turn-off noise is present in a TDA1400 amplifier, the cause is frequently due to other circuitry external to the TDA1400. While the TDA1400 has circuitry to suppress turn-on and turn-off transients, the combination of the power supply and other audio circuitry with the TDA1400 in a particular application may exhibit audible transients. It is recommended that MUTE is active (pulled high) during power up and power down to minimize any audible transients.

#### DC Offset

While the DC offset voltages that appear at the speaker terminals of a TDA1400 amplifier are typically small, Tripath recommends that all offsets be removed with the circuit shown in Figure 4. It should be noted that the DC voltage on the output of a muted TDA1400 with no load is approximately 2.5V. This offset does not need to be nulled. The output impedance of the amplifier in mute mode is approximately  $20 \text{K}\Omega$  thus explaining why the DC voltage drops to essentially zero when a typical load is connected.




Figure 4: Offset Adjustment

#### Over-current Protection

The TDA1400 has over-current protection circuitry to protect itself and the output transistors from short-circuit conditions. The TDA1400 senses the voltage across resistor  $R_{\rm S}$  to detect an over-current condition. Resistor  $R_{\rm S}$  is in series with the load just after the low pass filter. The voltage is measured via OCSP1 and OCSN1 for channel 1 and OCSP2 and OCSN2 for channel 2. The OCS\* pins must be Kelvin connected for proper operation. See "Circuit Board Layout" in Application Information for details.

When the voltage across  $R_{\rm S}$  becomes greater than  $V_{\rm TOC}$  (typically 0.5V), the TDA1400 will shut off the output stages of its amplifiers. The occurrence of an over-current condition also causes the TDA1400 Fault pin (pin 27) to go high. It is recommended that the Fault pin be connected externally to the mute pin to mute the processor during an over-current condition. The Fault circuitry is an open drain configuration and requires a pull-down resistor. The removal of the over-current condition returns the amplifier to normal operation.

#### Setting Over-current Threshold

R<sub>S</sub> determines the value of the over-current threshold, I<sub>SC</sub>:

 $I_{SC} = V_{TOC}/R_S$  where  $R_S$  is in  $\Omega$ 's  $V_{TOC} = Over$ -current sense threshold voltage (See Electrical Characteristics Table) www.DataSh= 0.55V typically

For example, to set an  $I_{SC}$  of 11A,  $R_S$  will be  $50m\Omega$ .

#### Over- and Under-Voltage Protection

The TDA1400 senses the power rails through external resistor networks connected to VNNSENSE and VPPSENSE. The over- and under-voltage limits are determined by the values of the resistors in the networks, as described in the table "Test/Application Circuit Component Values". If the supply voltage falls outside the upper and lower limits determined by the resistor networks, the TDA1400 shuts off the output stages of the amplifiers. The removal of the over-voltage or under-voltage condition returns the TDA1400 to normal operation. Please note that trip points specified in the Electrical Characteristics table are at 25°C and may change over temperature.

The TDA1400 has built-in over and under voltage protection for both the VPP and VNN supply rails. The nominal operating voltage will typically be chosen as the supply "center point." This allows the supply voltage to fluctuate, both above and below, the nominal supply voltage.

VPPSENSE (pin 40) performs the over and undervoltage sensing for the positive supply, VPP. VNNSENSE (pin 38) performs the same function for the negative supply, VNN. When the current through VPPSENSE (or VNNSENSE) goes below or above the values shown in the Electrical Characteristics section (caused by changing the power supply voltage), the TDA1400 will be muted. VPPSENSE is internally biased at 2.5V and VNNSENSE is biased at 1.25V. In a single-supply application, VNNSENSE should be disabled by connecting a  $16K\Omega$  resistor for pin 38 to AGND.

Once the supply comes back into the supply voltage operating range (as defined by the supply sense resistors), the TDA1400 will automatically be un-muted and will begin to amplify. There is a hysteresis range on both the VPPSENSE and VNNSENSE pins. If the amplifier is powered up in the hysteresis band, the amplifier will be muted. Therefore, the usable supply range is the difference between the overvoltage turn-off and under-voltage turn-off for both the VPP and VNN supplies. It should be noted that the supply voltage must be outside of the user defined supply range for greater than 200mS for the TDA1400 to be muted.

Figure 5 shows the proper connection for the Over / Under voltage sense circuit for both the VPPSENSE and VNNSENSE pins.




Figure 5: Over / Under voltage sense circuit

The equation for calculating  $R_{VPP1}$  is as follows:

$$R_{VPP1} = \frac{VPP}{I_{VPPSENSE}}$$
Set  $R_{VPP2} = R_{VPP1}$ .

The equation for calculating R<sub>VNNSENSE</sub> is as follows:

$$R_{\text{VNN1}} = \frac{VNN}{I_{\text{VNNSENSE}}}$$

Set  $R_{VNN2} = 3 \times R_{VNN1}$ .

 $I_{VPPSENSE}$  or  $I_{VNNSENSE}$  can be any of the currents shown in the Electrical Characteristics table for VPPSENSE and VNNSENSE, respectively.

The two resistors,  $R_{VPP2}$  and  $R_{VNN2}$  compensate for the internal bias points. Thus,  $R_{VPP1}$  and  $R_{VNN1}$  can be used for the direct calculation of the actual VPP and VNN trip voltages without considering the effect of  $R_{VPP2}$  and  $R_{VNN2}$ .

Using the resistor values from above, the actual minimum over voltage turn off points will be:

```
\begin{aligned} &VPP \text{ min_ov_tur n_off} = R \text{ vpp1} \times I \text{ vppsense (min_ov_tu rn_off)} \\ &VNN \text{ min_ov_tur n_off} = - \big( R \text{ vnn1} \times I \text{ vnnsense (min_ov_tu rn_off)} \big) \end{aligned}
```

The other three trip points can be calculated using the same formula but inserting the appropriate  $I_{\text{VPPSENSE}}$  (or  $I_{\text{VNNSENSE}}$ ) current value. As stated earlier, the usable supply range is the difference between the minimum overvoltage turn off and maximum under voltage turn-off for both the VPP and VNN supplies.

$$VPP \; \text{RANGE} \; = \; VPP \; \text{min\_ov\_tur} \; \; \text{n\_off} \; \text{-} \; VPP \; \text{max\_uv\_tur} \; \; \text{n\_off}$$
 
$$VNN \; \text{range} \; = \; VNN \; \text{min} \; \text{ov} \; \text{tur} \; \; \text{n} \; \text{off} \; \text{-} \; VNN \; \text{max} \; \text{uv} \; \text{tur} \; \; \text{n} \; \text{off}$$

#### **Output Transistor Selection**

The key parameters to consider when selecting what n-channel and p-channel MOSFETs to use with the TDA1400 are drain-source breakdown voltage (BVdss), gate charge (Qg), and on-resistance ( $R_{DS(ON)}$ ).

The BVdss rating of the MOSFET needs to be selected to accommodate the voltage swing between  $V_{SPOS}$  and  $V_{SNEG}$  as well as any voltage peaks caused by voltage ringing due to switching transients. With a 'good' circuit board layout, a BVdss that is 50% higher than the VPP to VNN voltage swing is a reasonable starting point. The BVdss rating should be verified by measuring the actual voltages experienced by the MOSFET in the final circuit.

Ideally a low Qg (total gate charge) and low  $R_{DS(ON)}$  are desired for the best amplifier performance. Unfortunately, these are conflicting requirements since  $R_{DS(ON)}$  is inversely proportional to Qg for a typical MOSFET. The design trade-off is one of cost versus performance. A lower  $R_{DS(ON)}$  means lower  $I^2R_{DS(ON)}$  losses but the associated higher Qg translates into higher switching losses (losses = Qg x 10 x 1.2MHz). A lower  $R_{DS(ON)}$  also means a larger silicon die and higher cost. A higher  $R_{DS(ON)}$  means lower cost and lower switching losses but higher  $I^2R_{DSON}$  losses.

#### Gate Resistor Selection

The gate resistors,  $R_{\rm G}$ , are used to control MOSFET switching rise/fall times and thereby minimize voltage overshoots. They also dissipate a portion of the power resulting from moving the gate charge each time the MOSFET is switched. If  $R_{\rm G}$  is too small, excessive heat can be generated in the driver. Large gate resistors lead to slower MOSFET switching edges which require a larger break-before-make (BBM) delay.

#### Break-Before-Make (BBM) Timing Control

The complementary half-bridge power MOSFETs require a deadtime between when one transistor is turned off and the other is turned on (break-before-make) in order to minimize shoot through currents. The TDA1400 has an analog input pin that controls the break-before-make timing of the output transistors. Connecting R<sub>BBM</sub> from the BBMSET pin (pin 10) to analog ground creates a current that defines the BBM setting by the following equation.

BBM (nsec) = 2 X  $R_{BBM}$  + 7 where  $R_{BBMSET}$  is in  $k\Omega$ 's and  $5k\Omega$  <  $R_{BBM}$ \* <  $100k\Omega$  \* A  $R_{BBMSET}$  of  $0\Omega$  will yield a BBM setting of 0nsec.

There is tradeoff involved in making this setting. As the delay is reduced, distortion levels improve but shoot-through and power dissipation increase. The actual amount of BBM required is dependent upon other component values and circuit board layout, the value selected should be verified in the actual application circuit/board. It should also be verified under maximum temperature and power conditions since shoot-through in the output MOSFETs can increase under these conditions, possibly requiring a higher BBM setting than at room temperature.

#### Recommended MOSFETs

The following devices are capable of achieving full performance, both in terms of distortion and efficiency, for the specified load impedance and voltage range.

#### **Device Information – Recommended MOSFETs**

Part Number	Manufacturer	BV <sub>DSS</sub> (V)	I <sub>D</sub> (A)	Q <sub>g</sub> (nC)	R <sub>DS(on)</sub> (Ω)	Package
FQP19N10	Fairchild Semiconductor	100	19	25	0.078	TO220
FQP22P20	Fairchild Semiconductor	-100	-22	50	0.096	TO220

#### Output Filter Design

One advantage of Tripath amplifiers over PWM solutions is the ability to use higher-cutoff-frequency filters. This means load-dependent peaking/droop in the 20kHz audio band potentially caused by the filter can be made negligible. This is especially important for applications where the user may select a 6-Ohm or 8-Ohm speaker. Furthermore, speakers are not purely resistive loads and the impedance they present changes over frequency and from speaker model to speaker model.

Tripath recommends designing the filter as a 2nd order, 102kHz LC filter. Tripath has obtained good results with  $L_F = 11uH$  and  $C_F = 0.22uF$ .

The core material of the output filter inductor has an effect on the distortion levels produced by a TDA1400 amplifier. Tripath recommends low-mu type-2 iron powder cores because of their low loss and high linearity (available from Micrometals, www.micrometals.com).

Tripath also recommends that an RC damper be used after the LC low-pass filter. No-load operation of a TDA1400 amplifier can create significant peaking in the LC filter, which produces strong resonant currents that can overheat the output MOSFETs and/or other components. The RC dampens the peaking and prevents problems. Tripath has obtained good results with  $R_Z = 10\Omega$  and  $C_Z = 0.22$ uF.


### Performance Measurements of a TDA1400 Amplifier

Tripath amplifiers operate by modulating the input signal with a high-frequency switching pattern. This signal is sent through a low-pass filter (external to the TDA1400) that demodulates it to recover an amplified version of the audio input. The frequency of the switching pattern is spread spectrum and typically varies between 200kHz and 1.5MHz, which is well above the 20Hz – 22kHz audio band. The way pattern itself does not alter or distort the audio input signal but it does introduce some inaudible noise components.

The measurements of certain performance parameters, particularly those that have anything to do with noise, like THD+N, are significantly affected by the design of the low-pass filter used on the output of the TDA1400 and also the bandwidth setting of the measurement instrument used. Unless the filter has a very sharp roll-off just past the audio band or the bandwidth of the measurement instrument ends there, some of the inaudible noise components introduced by the Tripath amplifier switching pattern will get integrated into the measurement, degrading it.

Tripath amplifiers do not require large multi-pole filters to achieve excellent performance in listening tests, usually a more critical factor than performance measurements. Though using a multi-pole filter may remove high-frequency noise and improve THD+N type measurements (when they are made with wide-bandwidth measuring equipment), these same filters can increase distortion due to inductor non-linearity. Multi-pole filters require relatively large inductors, and inductor non-linearity increases with inductor value.

### **Package Information**



SYMBOL	32	L	44	-L	48	3L	
SYMBOL	MILLIMETER	INCH	MILLIMETER	INCH	MILLIMETER	INCH	
	MIN. NOM. MAX.	MIN. NOM. MAX.	MIN. NOM. MAX.	MIN. NOM. MAX.	MIN, NOM, MAX.	MIN. NOM. MAX.	
b	0.30 0.35 0.45	0.012 0.014 0.018	0.17 0.20 0.27	0.007 0.008 0.011	0.17 0.20 0.27	0.007 0.00B 0.011	
e	0.80 BSC.	0.031 BSC.	0.50 BSC.	0.020 BSC.	0.50 BSC.	0.020 BSC.	
D2	5.60	0.220	5.00	0.197	5.50	0.217	
E2	5.60	0.220	5.00	0.197	5.50	0.217	
			RANCES OF FORM				
aaa	0.20	0.008	0.20	800.0	0.20	0.008	
bbb	0.20	0.008	0.20	0.008	0.20	0.008	
ccc	0.10	0.003	0.08	0.003	0.08	0.003	
ddd	0.20	0.008	80.0	0.003	0.08	0.003	
ALLOWAB MAXIMUN	BLE PROTRUSION  PLASTIC BODY S  N b DOES NOT I	DO NOT INCLUDE IS 0.25mm PER : SIZE DIMENSIONS NCLUDE DAMBAR RUSION SHALL NO	SIDE, D1 AND E1 INCLUDING MOLD PROTRUSION.	ARE			
ALLOWABI		HE MAXIMUM 6 D	IMENSION BY				

PRELIMINARY INFORMATION – This product is still in development. Tripath Technology Inc. reserves the right to make any changes without further notice to improve reliability, function, or design.

This data sheet contains the design specifications for a product in development. Specifications may change in any manner without notice. Tripath and Digital Power Processing are trademarks of Tripath Technology Inc. Other trademarks referenced in this document are owned by their respective companies.

Tripath Technology Inc. reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Tripath does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

TRIPATH'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN CONSENT OF THE PRESIDENT OF TRIPATH TECHNOLOGY INC.

#### As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in this labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **Contact Information**

#### TRIPATH TECHNOLOGY, INC

2560 Orchard Parkway, San Jose, CA 95131 408.750.3000 - P 408.750.3001 - F

For more Sales Information, please visit us @ <a href="www.tripath.com/cont\_s.htm">www.tripath.com/cont\_s.htm</a>
For more Technical Information, please visit us @ <a href="www.tripath.com/data.htm">www.tripath.com/cont\_s.htm</a>