



# Half-Bridge N-Channel MOSFET Driver for DC/DC Conversion

#### **FEATURES**

- 5-V Gate Drive
- Undervoltage Lockout
- Internal Bootstrap Diode
- Adaptive Shoot-Through Protection
- Syncronous MOSFET Enable
- Shutdown Control
- Adjustable HighsidePropagation Delay
- Switching Frequency Up to 1 MHz
- Drive MOSFETs In 4.5- to 50-V Systems

#### **APPLICATIONS**


- Multi-Phase DC/DC Conversion
- High Current Synchronous Buck Converters
- High Frequency Synchronous Buck Converters
- Asynchronous-to-Synchronous Adaptations
   Mobile Computer DC/DC Converters
- Desktop Computer DC/DC Converters

#### **DESCRIPTION**

SiP41105 is a high-speed half-bridge MOSFET driver with adaptive shoot-through protection for use in high frequency, high current, multiphase dc-dc synchronous rectifier buck power supplies. It is designed to operate at switching frequencies up to 1 MHz. The high-side driver is bootstrapped to allow driving n-channel MOSFETs. SiP41105 comes with adaptive shoot-through protection to prevent simultaneous conduction of the external MOSFETs.

The SiP41105 is available in a 16-Pin TSSOP PowerPAK® package and is specified to operate over the industrial temperature range of -40 °C to 85 °C.

#### **FUNCTIONAL BLOCK DIAGRAM**



# Vishay Siliconix

# **New Product**



# ABSOLUTE MAXIMUM RATINGS (ALL VOLTAGES REFERENCED TO GND = 0 V)

V <sub>DD</sub> , PWM, <del>SD</del> , EN <sub>SYNC</sub> , DELAY	Power Dissipation <sup>a</sup>
LX. BOOT55 V	TSSOP-16 PowerPAK
LX, BOOT	Thermal Impedance $(\Theta_{JA})^a$
BOOT to LX	TSSOP-16 PowerPAK
Storage Temperature	Notes  a. Device mounted with all leads soldered or welded to PC board.
Operating Junction Temperature	a. Derate 26.3 mW/°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# RECOMMENDED OPERATING RANGE (ALL VOLTAGES REFERENCED TO GND = 0 V)

V <sub>DD</sub>	4.5 V to 5.5 V	C <sub>BOOT</sub>	100 nF to 1 μF
V <sub>BOOT</sub>	4.5 V to 50 V	Operating Temperature Range	40 to 85°C

SPECIFICA	TIONSa							
Parameter			Test Conditions Unless Specified	Limits				
		Symbol	$V_{DD} = 5 \text{ V}, V_{BOOT} - V_{LX} = 5 \text{ V}, C_{LOAD} = 3 \text{ nF}$ $T_A = -40 \text{ to } 85^{\circ}\text{C}$	Min <sup>a</sup>	Typb	Max <sup>a</sup>	Unit	
Power Supplie	es			•				
Supply Voltage		$V_{DD}$		4.5		5.5	V	
Quiescent Current		I <sub>DDQ</sub>	$f_{PWM} = 1 \text{ MHz}, C_{LOAD} = 0$		2.4	3.0	mA	
Shutdown Current		I <sub>SD</sub>	SD = Low			1	μΑ	
Reference Vo	Itage			•				
Break-Before-Make	ec	V <sub>BBM</sub>			1		V	
PWM Input				•				
Input High		V <sub>IH</sub>		4.0		$V_{DD}$	.,	
Input Low		V <sub>IL</sub>				0.5	V	
Bias Current		I <sub>B</sub>			±0.3	±1	μΑ	
SD, EN <sub>SYNC</sub> Ir	nputs							
Input High		V <sub>IH</sub>		2.0		$V_{DD}$	V	
Input Low		V <sub>IL</sub>				1.0	V	
Bias Current	EN <sub>SYNC</sub>	I <sub>B</sub>				±1	μΑ	
	SD		<del>SD</del> = 5 V		3.5	7	μΛ	
High-Side Und	dervoltage L	ockout						
Threshold		V <sub>UVHS</sub>	Rising or Falling	2.5	3.35	3.75	V	
Bootstrap Dio	ode							
Forward Voltage		V <sub>F</sub>	I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C	0.70	0.76	0.82	V	
MOSFET Drive	ers							
High-Side Drive Cu	urrontC	I <sub>PKH(source)</sub>			0.9			
night-side brive Gu	urieniis	I <sub>PKH(sink)</sub>			1.1		1 .	
Low-Side Drive Cu	urrontC	I <sub>PKL(source)</sub>			0.8		A	
row-side Duve Ca	iii eiil	I <sub>PKL(sink)</sub>			1.5			
High-Side Driver In	mpodanoo	R <sub>DH(source)</sub>			2.5	3.8	Ω	
Tilgil-Side Dilver In	iipedance	R <sub>DH(sink)</sub>			2.2	3.3		
Low-Side Driver Im	nedance	R <sub>DL(source)</sub>			3.4	5.1		
	-	R <sub>DL(sink)</sub>			1.4	2.1		




# **New Product**

# Vishay Siliconix

SPECIFICATIONS <sup>a</sup>						
		Test Conditions Unless Specified	Limits			
Parameter	Symbol	$V_{DD} = 5 \text{ V}, V_{BOOT} - V_{LX} = 5 \text{ V}, C_{LOAD} = 3 \text{ nF}$ $T_A = -40 \text{ to } 85^{\circ}\text{C}$	Min <sup>a</sup>	Typb	Max <sup>a</sup>	Unit
MOSFET Drivers						
High-Side Rise Time	t <sub>rH</sub>	10% – 90%		32	40	
High-Side Fall Time	t <sub>fH</sub>	90% – 10%		36	45	
High Oids Describes Delect	t <sub>d(off)</sub> H	See Timing Waveforms		20		
High-Side Propagation Delay <sup>c</sup>	t <sub>d(on)H</sub>	See Timing Waveforms		30		
Low-Side Rise Time	t <sub>rL</sub>	10% – 90%		45	55	- ns -
Low-Side Fall Time	t <sub>fL</sub>	90% – 10%		20	30	
Low Cide Drangestion Delevic	t <sub>d(off)L</sub>	See Timing Waveforms		30		
Low-Side Propagation Delay <sup>c</sup>	t <sub>d(on)L</sub>	See Timing Waveforms		30		
LX Timer			•			•
LX Falling Timeout <sup>c</sup>	t <sub>LX</sub>			420		ns
V <sub>DD</sub> Undervoltage Locko	ut		•			
Threshold Rising	V <sub>UVLOR</sub>			4.3	4.5	
Threshold Falling	V <sub>UVLOF</sub>		3.7	4.1		V
Hysteresis				0.4		
Power on Reset Time <sup>c</sup>				2.5		ms
Thermal Shutdown			•			
Temperature	T <sub>SD</sub>	Temperature Rising		165		°C
Hysteresis	T <sub>H</sub>	Temperature Falling		25		

- Notes
  a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum (-40° to 85°C).
  b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing and are measured at V<sub>CC</sub> = 5V unless otherwise noted.
  c. Guaranteed by design. Add 1.2 ns/pF to t<sub>d(on)H</sub> with external capacitor.

### **TIMING WAVEFORMS**



# Vishay Siliconix

# **New Product**



# PIN CONFIGURATION AND TRUTH TABLE

#### TSSOP-16 PowerPAK

NC	1	16	NC
$OUT_H$	2	15	LX
BOOT	3	14	EN <sub>SYNC</sub>
SD	4	13	NC
PWM	5	12	NC
DELAY	6	11	$V_{DD}$
AGND	7	10	$OUT_L$
PGND	8	9	NC
		ı	

	TRUTH TABLE				
PWM	PWM SD EN <sub>SYNC</sub> OUT <sub>H</sub> OUT <sub>L</sub>				
L	Н	L	L	L	
Н	Н	L	Н	L	
L	Н	Н	L	Н	
Н	Н	Н	Н	L	
X	L	Х	L	L	

ORDERING INFORMATION			
Part Number Temperature Range Marking			
SiP41105DQP-T1	−40 to 85°C	41105	

Eval Kit	Temperature Range
SiP41105DB	−40 to 85°C

PIN DESCRIP	PIN DESCRIPTION			
Pin Number	Name	Function		
1	NC	No Connection		
2	OUT <sub>H</sub>	High-side MOSFET gate drive		
3	BOOT	Bootstrap supply for high-side driver. A capacitor connects between BOOT and LX.		
4	SD	Shuts down the driver IC		
5	PWM	Input signal for the MOSFET drivers		
6	DELAY	Connection for the highside delay adjustment capacitor.		
7	AGND	Analog Ground		
8	PGND	Power Ground		
9	NC	No Connection		
10	OUTL	Synchronous or low-side MOSFET gate drive		
11	$V_{DD}$	+5-V supply		
12	NC	No Connection		
13	NC	No Connection		
14	EN <sub>SYNC</sub>	Enables OUT <sub>L</sub> , the driver for the synchronus MOSFET		
15	LX	Connection to source of high-side MOSFET, drain of the low-side MOSFET, and the inductor		
16	NC	No Connection		

### **New Product**

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

#### **DETAILED OPERATION**

#### **PWM**

The PWM pin controls the switching of the external MOSFETs. The driver logic operates in a noninverting configuration. The PWM input stage should be driven by a signal with fast transition times, like those provided by a PWM controller or logic gate, (<200 ns). The PWM input functions as a logic input and is not intended for applications where a slow changing input voltage is used to generate a switching output when the input switching threshold voltage is reached.

#### Low-Side Driver

The supplies for the low-side driver are  $V_{DD}$  and GND. During shutdown,  $OUT_{\rm I}$  is held low.

### **High-Side Driver**

The high-side driver is isolated from the substrate to create a floating high-side driver so that an n-channel MOSFET can be used for the high-side switch. The supplies for the high-side driver are BOOT and LX. The voltage is supplied by a floating bootstrap capacitor, which is continually recharged by the switching action of the output. During shutdown  $OUT_H$  is held low.

#### **Bootstrap Circuit**

The internal bootstrap diode and a bootstrap capacitor form a charge pump that supplies voltage to the BOOT pin. An

integrated bootstrap diode replaces the external Schottky diode needed for the bootstrap circuit; only a capacitor is necessary to complete the bootstrap circuit. The bootstrap capacitor is sized according to,

$$C_{BOOT} = (Q_{GATE}/\Delta V_{BOOT - LX}) \times 10$$

where  $Q_{GATE}$  is the gate charge needed to turn on the high-side MOSFET and  $\Delta V_{BOOT-LX}$  is the amount of droop allowed in the bootstrapped supply voltage when the high-side MOSFET is driven high. The bootstrap capacitor value is typically 0.1  $\mu F$  to 1  $\mu F$ . The bootstrap capacitor voltage rating must be greater than  $V_{DD}$  + 5 V to withstand transient spikes and ringing.

### **Shoot-Through Protection**

The external MOSFETs are prevented from conducting at the same time during transitions. Break-before-make circuits monitor the voltages on the LX pin and the  $\text{OUT}_L$  pin and control the switching as follows: When the signal on PWM goes low,  $\text{OUT}_H$  will go low after an internal propagation delay. After the voltage on LX falls below 1 V by the inductor action, the low-side driver is enabled and  $\text{OUT}_L$  goes high after some delay. When the signal on PWM goes high,  $\text{OUT}_L$  will go low after an internal propagation delay. After the voltage on  $\text{OUT}_L$  drops below 1 V the high-side driver is enabled and  $\text{OUT}_H$  will go high after an internal propagation delay. If LX does not drop below 1 V within 400 ns after  $\text{OUT}_H$  goes low,  $\text{OUT}_L$  is forced high until the next PWM transition.

# **Vishay Siliconix**

### New Product



#### Delay

The addition of a capacitor between DELAY and GND will increase the propagation delay time for  $OUT_H$  going high. Delay capacitance may be added to prevent shoot through current in the low-side MOSFET due to the finite time between  $OUT_L$  going low and the continuing conduction of the low-side MOSFET. Choose a MOSFET with lower gate resistance to reduce this effect. If necessary, choose a capacitor value that prevents MOSFET conduction under worst-case temperature and manufacturing conditions. Propagation delay is increased according to the ratio of 1.2 ns/pF.

#### **Synchronous MOSFET Enable**

Under light load conditions, efficiency can be increased by disabling the synchronous MOSFET, thus avoiding the gate charge losses of the synchronous MOSFET. When  $\mathsf{EN}_{\mathsf{SYNC}}$  is low,  $\mathsf{OUT}_\mathsf{L}$  is forced low. When high, the low-side driver operates normally.  $\mathsf{EN}_{\mathsf{SYNC}}$  should be driven by a 5-V signal.

#### **Shutdown**

The driver enters shutdown mode when  $\overline{SD}$  is low. Shutdown current is less than 1  $\mu A.$ 

#### **V<sub>DD</sub>** Bypass Capacitor

MOSFET drivers draw large peak currents from the supplies when they switch. A local bypass capacitor is required to supply this current and reduce power supply noise. Connect a 1- $\mu$ F ceramic capacitor as close as practical between the  $V_{DD}$  and GND pins.


#### **Undervoltage Lockout**


Undervoltage lockout prevents control of the circuit until the supply voltages reach valid operating levels. The UVLO circuit forces  $OUT_L$  and  $OUT_H$  to low when  $V_{DD}$  is below its specified voltage. A separate UVLO forces  $OUT_H$  low when the voltage between BOOT and LX is below the specified voltage.

#### **Thermal Protection**

If the die temperature rises above 165°C, the thermal protection disables the drivers. The drivers are re-enabled after the die temperature has decreased below 140°C.

## TYPICAL CHARACTERISTICS






## **New Product**

# Vishay Siliconix

# **TYPICAL WAVEFORMS**

PWM Signal vs. LX (Rising) Figure 2.



PWM Signal vs. LX (Falling) Figure 3.





Figure 4. PWM Signal vs. HS Gate and LS Gate (Rising)



PWM Signal vs. HS Gate Figure 5. and LS Gate (Falling)





Figure 6. EN<sub>SYNC</sub> Delay



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?72719">http://www.vishay.com/ppg?72719</a>.