### **Features**

- Supply Voltage up to 40 V
- R<sub>DSon</sub> Typically 0.5  $\Omega$  at 25°C, Maximum 1  $\Omega$  at 150°C
- Up to 1.5 A Output Current
- Three High-side and Three Low-side Drivers Usable as Single Outputs or Half Bridges
- Capable to Switch all Kinds of Loads such as DC Motors, Bulbs, Resistors, Capacitors and Inductors
- PWM Capability for Each Output Controlled by External PWM Signal
- No Shoot-through Current
- Very Low Quiescent Current I<sub>S</sub> < 5 μA in Standby Mode over Total Temperature Range</li>
- Outputs Short-circuit Protected
- Selective Overtemperature Protection for Each Switch and Overtemperature Prewarning
- Undervoltage Protection
- Various Diagnostic Functions such as Shorted Output, Open Load, Overtemperature and Power-supply Fail Detection
- Serial Data Interface, Daisy Chain Capable, up to 2 MHz Clock Frequency
- SO16 Power Package



The T6819/T6829 are fully protected driver interfaces designed in 0.8 µm BCDMOS technology. They are used to control up to six different loads by a microcontroller in automotive and industrial applications.

Each of the three high-side and three low-side drivers is capable to drive currents up to 1.5 A. Each driver is freely configurable and can be controlled separately from a standard serial data interface. Therefore, all kinds of loads such as bulbs, resistors, capacitors and inductors can be combined. The IC design especially supports the applications of H-bridges to drive DC motors. The capability to control each output with an external PWM signal opens additional applications.

Protection is guaranteed regarding short-circuit conditions, overtemperature and undervoltage. Various diagnostic functions and a very low quiescent current in stand-by mode opens a wide range of applications. Automotive qualification (protection against conducted interferences, EMC protection and 2-kV ESD protection) gives added value and enhanced quality for exacting requirements of automotive applications.



Dual Triple
DMOS Output
Driver with
Serial Input
Control

T6819/T6829


**Preliminary** 



Rev. 4531A-BCD-10/02




Figure 1. Block Diagram



# **Pin Configuration**

Figure 2. Pinning SO16



# **Pin Description**

Pin	Symbol	Function
1	GND	T6819: ground; reference potential; internal connection to Pin 9 and Pin 16; cooling tab T6829: Additional connection to heat slug
2	OUT1L	Low-side driver output 1; Power-MOS open drain with internal reverse diode; short-circuit protection; overtemperature protection; diagnosis for short and open load; PWM ability
3	OUT3L	Low-side driver output 3; see Pin 2
4	OUT3H	High-side driver output 3; power MOS open source with internal reverse diode; short-circuit protection; overtemperature protection; diagnosis for short and open load; PWM ability
5	cs	Chip select input; 5-V CMOS logic level input with internal pull up; low = serial communication is enabled, high = disabled
6	DI	Serial data input; 5-V CMOS logic level input with internal pull down; receives serial data from the control device; DI expects a 16-bit control word with LSB being transferred first
7	CLK	Serial clock input; 5-V CMOS logic level input with internal pull down; controls serial data input interface and internal shift register (f <sub>max</sub> = 2 MHz)
8	PWM	PWM input; 5-V CMOS logic level input with internal pull down; receives PWM signal to control outputs which are selected for PWM mode by the serial data interface, high = outputs on, low = outputs off
9	GND	Ground; see Pin 1
10	DO	Serial data output; 5-V CMOS logic-level tristate output for output (status) register data; sends 16-bit status information to the microcontroller (LSB is transferred first); output will remain tristated unless device is selected by CS = low, therefore, several ICs can operate on one data-output line only.
11	VCC	Logic supply voltage (5 V)
12	VS	Power supply for high-side output stages OUT1H, OUT2H, OUT3H, internal supply
13	OUT1H	High-side driver output 1; see PIN 4
14	OUT2H	High-side driver output 2; see PIN 4
15	OUT2L	Low-side driver output 2; see Pin 2
16	GND	Ground; see Pin 1






## **Functional Description**

### **Serial Interface**

Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and are accepted on the falling edge of the CLK signal. LSB (bit 0, SRR) has to be transferred first. Execution of new input data is enabled on the rising edge of the CS signal. When CS is high, Pin DO is in tristate condition. This output is enabled on the falling edge of CS. Output data will change their state with the rising edge of CLK and stay stable until the next rising edge of CLK appears. LSB (bit 0, TP) is transferred first.

Figure 3. Data Transfer



### **Input Data Protocol**

Bit	Input Register	Function
0	SRR	Status register reset (high = reset; the bits PSF and OVL in the output data register are set to low)
1	LS1	Controls output LS1 (high = switch output LS1 on)
2	HS1	Controls output HS1 (high = switch output HS1 on)
3	LS2	See LS1
4	HS2	See HS1
5	LS3	See LS1
6	HS3	See HS1
7	PL1	Output LS1 additionally controlled by PWM Input
8	PH1	Output HS1 additionally controlled by PWM Input
9	PL2	See PL1
10	PH2	See PH1
11	PL3	See PL1
12	PH3	See PH1
13	OLD	Open load detection (low = on)
14	ocs	Overcurrent shutdown (high = overcurrent shutdown is active)
15	SI	Software inhibit; low = standby, high = normal operation (data transfer is not affected by standby function because the digital part is still powered)

### **Output Data Protocol**

Bit	Output (Status) Register	Function
0	TP	Temperature prewarning: high = warning
1	Status LS1	Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off); not affected by SRR
2	Status HS1	Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off); not affected by SRR
3	Status LS2	Description see LS1
4	Status HS2	Description see HS1
5	Status LS3	Description see LS1
6	Status HS3	Description see HS1
7	n. u.	Not used
8	n. u.	Not used
9	n. u.	Not used
10	n. u.	Not used
11	n. u.	Not used
12	n. u.	Not used
13	OVL	Over-load detected: set high, when at least one output is switched off by a short-circuit condition or an overtemperature event. Bits 1 to 6 can be used to detect the affected switch. (open-load detection bit OLD = high)
14	INH	Inhibit: this bit is controlled by software (bit SI in input register) High = standby, low = normal operation
15	PSF	Power-supply fail: undervoltage at Pin VS detected

### After power-on reset, the input register has the following status

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SI	OCS	OLD	PH3	PL3	PH2	PL2	PH1	PL1	HS3	LS3	HS2	LS2	HS1	LS1	SRR
Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L

The following patterns are used to enable internal test modes of the IC. It is not recommended to use these patterns during normal operation.

Bit 15	Bit 14	Bit 13 (OCS)	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6 (HS3)	Bit 5 (LS3)	Bit 4 (HS2)	Bit 3 (LS2)	Bit 2 (HS1)	Bit 1 (LS1)	Bit 0 (SRR)
Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L
Н	Н	Н	L	L	Н	Н	L	L	L	L	Г	L	L	L	L
Н	Н	Н	L	L	L	L	Н	Н	L	L	L	L	L	L	L





### **Power-supply Fail**

In case of undervoltage at Pin VS, the Power-Supply Fail bit (PSF) in the output register is set and all outputs are disabled. To detect an undervoltage, its duration has to last longer than the undervoltage detection delay time  $t_{\text{dUV}}$ . The outputs are enabled immediately when supply voltage recovers normal operation value. The PSF bit stays high until it is reset by the SRR bit in the input register.

### **Open-load Detection**

If the open-load detection bit (OLD) is set to low, a pull-up current for each high-side switch and a pull-down current for each low-side switch is turned on (open-load detection current  $I_{OUT1-3}$ ). If the current through the external load does not reach the open-load detection current, the corresponding bit of the output in the output register is set to high.

Switching on an output stage with OLD bit set to low disables the open-load function for this output.

# Overtemperature Protection

If the junction temperature of one ore more output stages exceeds the thermal prewarning threshold,  $T_{jPW \, set}$ , the temperature prewarning bit (TP) in the output register is set. When the temperature falls below the thermal prewarning threshold,  $T_{jPW \, reset}$ , the Bit TP is reset. The TP bit can be read without transferring a complete 16-bit data word. The status of TP is available at Pin DO with the falling edge of CS. After the microcontroller has read this information, CS is set high and the data transfer is interrupted without affecting the status of input and output registers.

If the junction temperature of an output stage exceeds the thermal shutdown threshold,  $T_{j \text{ switch off}}$ , the affected output is disabled and the corresponding bit in the output register is set to low. Additional the overload detection bit (OVL) in the output register is set. The output can be enabled again when the temperature falls below the thermal shutdown threshold,  $T_{j \text{ switch on}}$  and the SRR bit in the input register is set to high. Hysteresis of thermal prewarning and shutdown threshold avoids oscillations.

#### Short-circuit Protection

The output currents are limited by a current regulator. Overcurrent detection is activated by writing a high to the OCS bit in the input register. When the current in an output stage exceeds the overcurrent limitation and shut-down threshold, it is switched off after a delay time ( $t_{dSd}$ ). The over-load detection bit (OVL) is set and the corresponding status bit in the output register is set to low. For OCS = low the overcurrent shutdown is inactive and the OVL bit is not set by an overcurrent. By writing a high to the SRR bit in the input register the OVL bit is reset and the disabled outputs are enabled.

### **Inhibit**

6

The SI bit in the input register has to be set to zero to inhibit the T6819/T6829.

All output stages are then turned off but the serial interface stays active. The current consumption is reduced to less than 5  $\mu$ A at Pin VS and less than 100  $\mu$ A at Pin VCC. The output stages can be activated again by bit SI = 1.

# **Absolute Maximum Ratings**

All values refer to GND pins

Parameters		Symbol	Value	Unit
Supply voltage	Pin 12	V <sub>VS</sub>	-0.3 to +40	V
Supply voltage t < 0.5 s; IS > -2 A	Pin 12	V <sub>VS</sub>	-1	V
Logic supply voltage	Pin 11	V <sub>VCC</sub>	-0.3 to +7	V
Logic input voltage	Pins 5to 8	$V_{\text{CS}}, V_{\text{DI}}, V_{\text{CLK}}, V_{\text{PWM}}$ -0.3 to $V_{\text{VCC}}$ +0.3		V
Logic output voltage	Pin 10	$V_{DO}$	-0.3 to V <sub>VCC</sub> +0.3	V
Input current	Pins 5to 8	$I_{CS}, I_{DI}, I_{CLK}, I_{PWM}$	-10 to +10	mA
Output current	Pin 10	I <sub>DO</sub>	-10 to +10	mA
Output current	Pins 2 to 4 and 13 to 15	I <sub>Out3H</sub> , I <sub>Out2H</sub> , I <sub>Out1H</sub> I <sub>Out3L</sub> , I <sub>Out2L</sub> , I <sub>Out1L</sub>	Internally limited, see output specification	
Reverse conducting current (t <sub>pulse</sub> = 150 μs)	Pins 2 to 4 and 13 to 15 towards Pin 12	I <sub>Out3H</sub> , I <sub>Out2H</sub> , I <sub>Out1H</sub> I <sub>Out3L</sub> , I <sub>Out2L</sub> , I <sub>Out1L</sub>	17	А
Junction temperature range		T <sub>J</sub>	-40 to +150	°C
Storage temperature range		T <sub>STG</sub>	-55 to +150	°C

## **Thermal Resistance**

Parameters	Test Conditions	Symbol	Value	Unit	
T6819					
Junction pin	Measured to GND Pins 1, 9 and 16	$R_{thJP}$	30	K/W	
Junction ambient		R <sub>thJA</sub>	65	K/W	
T6829					
Junction pin	Measured to heat slug, GND Pins 1, 9 and 16	$R_{thJP}$	5	K/W	
Junction ambient		$R_{thJA}$	30	K/W	

# **Operating Range**

Parameters	Symbol	Value	Unit
Supply voltage	V <sub>VS</sub>	V <sub>UV</sub> <sup>(1)</sup> to 40	V
Logic supply voltage	V <sub>VCC</sub>	4.75 to 5.25	V
Logic input voltage	$V_{CS}, V_{DI}, V_{CLK}, V_{PWM}$	-0.3 to $V_{\text{VCC}}$	V
Serial interface clock frequency	f <sub>CLK</sub>	2	MHz
PWM input frequency	f <sub>PWM</sub>	1	kHz
Junction temperature range	T <sub>j</sub>	-40 to +150	°C

Note: 1. Threshold for undervoltage detection.





# **Noise and Surge Immunity**

Parameters	Test Conditions	Value
Conducted interferences	ISO 7637-1	Level 4 (1)
Interference suppression	VDE 0879 Part 2	Level 5
ESD (Human Body Model)	ESD S 5.1	2 kV
ESD (Machine Model)	JEDEC A115A	200 V

Note: 1. Test pulse 5:  $V_{smax} = 40 \text{ V}$ .

### **Electrical Characteristics**

 $7.5~V < V_S < 40~V$ ;  $4.75~V < V_{CC} < 5.25~V$ ; INH = High;  $-40^{\circ}C < Tj < 150^{\circ}C$ ; unless otherwise specified, all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1	Current Consumption								
1.1	Quiescent current VS	V <sub>VS</sub> < 20 V, SI = low	12	I <sub>VS</sub>		1	5	μΑ	А
1.2	Quiescent current VCC	4.75 V < V <sub>VCC</sub> < 5.25 V, SI = low	11	I <sub>vcc</sub>		60	100	μΑ	А
1.3	Supply current VS	$V_{VS}$ < 20 V normal operating, all outputs off, input register bit 13 (OLD) = high	12	I <sub>VS</sub>		4	6	mA	A
1.4	Supply current VCC	4.75 V < V <sub>VCC</sub> < 5.25 V, normal operating	11	I <sub>vcc</sub>		350	650	μΑ	А
1.5	Discharge current VS	V <sub>VS</sub> = 32.5 V, INH = low	12	I <sub>VS</sub>	0.5		5.5	mA	А
1.6	Discharge current VS	$V_{VS} = 40 \text{ V},$ $INH = Iow$	12	I <sub>VS</sub>	2.5		10	mA	А
2	Undervoltage Detection	on, Power-on Reset							
2.1	Power-on reset threshold		11	V <sub>VCC</sub>	3.2	3.9	4.4	V	А
2.2	Power-on reset delay time	After switching on V <sub>CC</sub>		t <sub>dPor</sub>	30	95	190	μs	А
2.3	Undervoltage- detection threshold	V <sub>CC</sub> = 5 V	12	$V_{Uv}$	5.6		7.0	V	А
2.4	Undervoltage- detection hysteresis	V <sub>CC</sub> = 5 V	12	$\Delta V_{Uv}$		0.6		V	А
2.5	Undervoltage- detection delay time			t <sub>dUV</sub>	10		40	μs	А

<sup>\*)</sup> Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. Delay time between rising edge of input signal at Pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1 ms.

- 2. Delay time between rising/falling edge of input signal at Pin PWM and switch on/off output stages to 90% of final level.
- 3. Difference between switch-on and switch-off delay time of input signal at Pin PWM to output stages in PWM mode.

# **Electrical Characteristics (Continued)**

 $7.5~V < V_S < 40~V$ ;  $4.75~V < V_{CC} < 5.25~V$ ; INH = High;  $-40^{\circ}C < Tj < 150^{\circ}C$ ; unless otherwise specified, all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*		
3	Thermal Prewarning a	nd Shutdown									
3.1	Thermal prewarning set			T <sub>jPW set</sub>	120	145	170	°C	В		
3.2	Thermal prewarning reset			T <sub>jPW reset</sub>	105	130	155	°C	В		
3.3	Thermal prewarning hysteresis			$\Delta T_{ m jPW}$		15		К	В		
3.4	Thermal shutdown off			T <sub>j switch off</sub>	150	175	200	°C	В		
3.5	Thermal shutdown on			T <sub>j switch on</sub>	135	160	185	°C	В		
3.6	Thermal shutdown hysteresis			$\Delta T_{j}$ switch off		15		К	В		
3.7	Ratio thermal shutdown off/thermal prewarning set			T <sub>j switch off/</sub> T <sub>jPW set</sub>	1.05	1.2			В		
3.8	Ratio thermal shutdown on/thermal prewarning reset			T <sub>j switch on/</sub> T <sub>jPW reset</sub>	1.05	1.2			В		
4	4 Output Specification (OUT1-OUT3)										
4.1	On resistance	I <sub>Out 1-3 H</sub> = -1.3 A	4, 13, 14	R <sub>DS On 1-3 H</sub>			1.1	Ω	А		
4.2		I <sub>Out 1-3 L</sub> = 1.3 A	2, 3, 15	R <sub>DS On 1-3 L</sub>			1.1	Ω	А		
4.3	High-side output leakage current	V <sub>Out 1-3 H</sub> = 0 V <sub>,</sub> output stages off	4, 13, 14	I <sub>Out 1-3 H</sub>	-5			μΑ	А		
4.4	Low-side output leakage current	V <sub>Out 1-3 L</sub> = V <sub>VS,</sub> output stages off	2, 3, 15	I <sub>Out 1-3 L</sub>			5	μΑ	А		
4.5	High-side switch reverse diode forward voltage	I <sub>Out</sub> = 1.5 A	4, 13, 14	V <sub>Out 1-3</sub> - V <sub>VS</sub>			1.5	V	А		
4.6	Low-side switch reverse diode forward voltage	I <sub>Out 1-3 L</sub> = -1.5 A	2, 3, 15	V <sub>Out 1-3 L</sub>	-1.5			V	А		
4.7	High-side overcurrent limitation and shutdown threshold		4, 13, 14	I <sub>Out 1-3 H</sub>	-2.5	-2	-1.5	А	А		
4.8	Low-side overcurrent limitation and shutdown threshold		2, 3, 15	I <sub>Out 1-3 L</sub>	1.5	2	2.5	А	А		
4.9	Overcurrent shutdown delay time			t <sub>dSd</sub>	10		40	μs	А		

<sup>\*)</sup> Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. Delay time between rising edge of input signal at Pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1 ms.

- 2. Delay time between rising/falling edge of input signal at Pin PWM and switch on/off output stages to 90% of final level.
- 3. Difference between switch-on and switch-off delay time of input signal at Pin PWM to output stages in PWM mode.





# **Electrical Characteristics (Continued)**

7.5 V <  $V_S$  < 40 V; 4.75 V <  $V_{CC}$  < 5.25 V; INH = High; -40°C < Tj < 150°C; unless otherwise specified, all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
4.10	High-side open load detection current	Input register bit 13 (OLD) = low, output off	4, 13, 14	I <sub>Out 1-3 H</sub>	-2.5		-0.2	mA	А
4.11	Low-side open load detection current	Input register bit 13 (OLD) = low, output off	2, 3, 15	I <sub>Out 1-3 L</sub>	0.2		2.5	mA	А
4.12	High-side output switch on delay (1),(2)	$V_{VS} = 13 \text{ V},$ $R_{Load} = 30 \Omega$		t <sub>don</sub>			20	μs	А
4.13	Low-side output switch on delay (1),(2)	$V_{VS} = 13 \text{ V},$ $R_{Load} = 30 \Omega$		t <sub>don</sub>			20	μs	А
4.14	High-side output switch off delay (1),(2)	$V_{VS} = 13 \text{ V},$ $R_{Load} = 30 \Omega$		t <sub>doff</sub>			20	μs	А
4.15	Low-side output switch off delay (1),(2)	$V_{VS} = 13 \text{ V},$ $R_{Load} = 30 \Omega$		t <sub>doff</sub>			3	μs	А
4.16	Dead time between corresponding high-and low-side switches	$V_{VS}$ =13 V, $R_{Load}$ = 30 $\Omega$		t <sub>don</sub> - t <sub>doff</sub>	1			μs	А
4.17	Δt <sub>dPWM</sub> low-side switch <sup>(3)</sup>	$V_{VS} = 13 \text{ V},$ $R_{Load} = 30 \Omega$		$\begin{array}{c} \Delta t_{\text{dPWM}} = \\ t_{\text{don}} \text{-} t_{\text{doff}} \end{array}$			20	μs	А
4.18	Δt <sub>dPWM</sub> high-side switch <sup>(3)</sup>	$V_{VS} = 13 \text{ V},$ $R_{Load} = 30 \Omega$		$\Delta t_{\text{dPWM}} = t_{\text{don}} - t_{\text{doff}}$	3		7	μs	А
5	Logic Inputs DI, CLK,	CS, PWM							
5.1	Input voltage low - evel threshold		5-8	$V_{IL}$	0.3 × V <sub>VCC</sub>			V	А
5.2	Input voltage high- level threshold		5-8	$V_{IH}$			0.7 × V <sub>VCC</sub>	V	А
5.3	Hysteresis of input voltage		5-8	$\Delta V_{I}$	50		700	mV	А
5.4	Pull-down current Pins DI, CLK, PWM	$V_{DI}$ , $V_{CLK}$ , $V_{PWM} = V_{CC}$	6, 7,8	I <sub>PD</sub>	10		65	μA	А
5.5	Pull-up current Pin CS	V <sub>CS</sub> = 0 V	5	I <sub>PU</sub>	-65		-10	μΑ	А
6	Serial Interface – Logi	c Output DO							
6.1	Output-voltage low level	I <sub>DOL</sub> = 2 mA	10	$V_{DOL}$			0.4	V	А
6.2	Output-voltage high level	I <sub>DOL</sub> = -2 mA	10	V <sub>DOH</sub>	V <sub>VCC</sub> - 0.7V			V	А

<sup>\*)</sup> Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. Delay time between rising edge of input signal at Pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1 ms.

- 2. Delay time between rising/falling edge of input signal at Pin PWM and switch on/off output stages to 90% of final level.
- 3. Difference between switch-on and switch-off delay time of input signal at Pin PWM to output stages in PWM mode.

10

## **Electrical Characteristics (Continued)**

 $7.5~V < V_S < 40~V$ ;  $4.75~V < V_{CC} < 5.25~V$ ; INH = High;  $-40^{\circ}C < Tj < 150^{\circ}C$ ; unless otherwise specified, all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
6.3	Leakage current (tristate)	$V_{CS} = V_{CC}$ $0V < V_{DO} < V_{VCC}$	10	I <sub>DO</sub>	-10		10	μΑ	Α
7	Inhibit Input – Timing		•	•	•		•		
7.1	Delay time from standby to normal operation			t <sub>dINH</sub>			100	μs	А

<sup>\*)</sup> Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note:

- 1. Delay time between rising edge of input signal at Pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1 ms.
- 2. Delay time between rising/falling edge of input signal at Pin PWM and switch on/off output stages to 90% of final level.
- 3. Difference between switch-on and switch-off delay time of input signal at Pin PWM to output stages in PWM mode.

### Serial Interface - Timing

No.	Parameters	Test Conditions	Pin	Timing Chart No. (1)	Symbol	Min.	Тур.	Max.	Unit	Type*
8.1	DO enable after CS falling edge	C <sub>DO</sub> = 100 pF	10	1	t <sub>ENDO</sub>			200	ns	D
8.2	DO disable after CS rising edge	C <sub>DO</sub> = 100 pF	10	2	t <sub>DISDO</sub>			200	ns	D
8.3	DO fall time	C <sub>DO</sub> = 100 pF	10	-	t <sub>DOf</sub>			100	ns	D
8.4	DO rise time	C <sub>DO</sub> = 100 pF	10	-	t <sub>DOr</sub>			100	ns	D
8.5	DO valid time	C <sub>DO</sub> = 100 pF	10	10	t <sub>DOVal</sub>			200	ns	D
8.6	CS setup time		5	4	t <sub>CSSethl</sub>	225			ns	D
8.7	CS setup time		5	8	t <sub>CSSetIh</sub>	225			ns	D
8.8	CS high time		5	9	t <sub>CSh</sub>	500			ns	D
8.9	CLK high time		7	5	t <sub>CLKh</sub>	225			ns	D
8.10	CLK low time		7	6	t <sub>CLKI</sub>	225			ns	D
8.11	CLK period time		7	-	t <sub>CLKp</sub>	500			ns	D
8.12	CLK setup time		7	7	t <sub>CLKSethl</sub>	225			ns	D
8.13	CLK setup time		7	3	t <sub>CLKSetlh</sub>	225			ns	D
8.14	DI setup time		6	11	t <sub>Diset</sub>	40			ns	D
8.15	DI hold time		6	12	t <sub>DIHold</sub>	40			ns	D


<sup>\*)</sup> Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. see Figure 4






Figure 4. Serial Interface Timing with Chart Number



Inputs DI, CLK, CS: High level = 0.7 x V $_{\rm CC}$ , low level = 0.3 x V $_{\rm CC}$  Output DO: High level = 0.8 x V $_{\rm CC}$ , low level = 0.2 x V $_{\rm CC}$ 

Figure 5. Application Circuit



### **Application Notes**

It is strongly recommended to connect the blocking capacitors at  $V_{CC}$  and  $V_{S}$  as close as possible to the power supply and GND pins.

Recommended value for capacitors at V<sub>S</sub>:

Electrolytic capacitor C > 22  $\mu$ F in parallel with a ceramic capacitor C = 100 nF. Value for electrolytic capacitor depends on external loads, conducted interferences and reverse conducting current  $I_{Out1,2,3}$  (see "Absolute Maximum Ratings" on page 7).

Recommended value for capacitors at V<sub>CC</sub>:

Electrolytic capacitor  $C > 10 \mu F$  in parallel with a ceramic capacitor C = 100 nF.

To reduce thermal resistance it is recommended to place cooling areas on the PCB as close as possible to the GND pins.







# **Ordering Information**

Extended Type Number	Package	Remarks
T6819-TBS	SO16	Power package, tubed
T6819-TBQ	SO16	Power package, taped and reeled
T6829-TBS	SO16	Power package with heat slug, tubed
T6829-TBQ	SO16	Power package with heat slug, taped and reeled

# **Package Information**





Drawing-No.: 6.541-5050.01-4 CEI-Package

Issue: 1; 25.02.02





### **Atmel Headquarters**

### Corporate Headquarters

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg.1-24-8 ShinkawaChuo-ku, Tokyo 104-0033JapanTEL (81) 3-3523-3551FAX (81) 3-3523-7581

### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

#### © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel® is the registered trademark of Atmel.

Other terms and product names may be the trademarks of others.

