

SPICE Device Model SUM110N04-05H

Vishay Siliconix

N-Channel 40-V (D-S) 175°C MOSFET

CHARACTERISTICS

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125° C temperature ranges under the pulsed 0-V to 10-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched $C_{\rm gd}$ model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 73146 S-60676—Rev. B, 01-May-06

SPICE Device Model SUM110N04-05H

Vishay Siliconix



SPECIFICATIONS (T _J = 25°C UN	NLESS OTHERV	VISE NOTED)			
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.6		V
On-State Drain Current ^a	I _{D(on)}	V _{DS} = 5 V, V _{GS} = 10 V	704		Α
Drain-Source On-State Resistance ^a	r _{DS(on)}	V_{GS} = 10 V, I_{D} = 30 A	0.0046	0.0044	Ω
		V_{GS} = 10 V, I_{D} = 30 A, T_{J} = 125°C	0.0076		
		V _{GS} = 10 V, I _D = 30 A, T _J = 175°C	0.0084		
Forward Voltage ^a	V _{SD}	I _F = 30 A, V _{GS} = 0 V	0.89	0.90	V
Dynamic ^b					
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1 MHz	6400	6700	pF
Output Capacitance	Coss		659	600	
Reverse Transfer Capacitance	C _{rss}		268	320	
Total Gate Charge ^c	Qg	$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 50 \text{ A}$	99	95	nC
Gate-Source Charge ^c	Q_{gs}		37	37	
Gate-Drain Charge ^c	Q_{gd}		21	21	

Notes


- a. Pulse test; pulse width $\leq 300~\mu\text{s},$ duty cycle $\leq 2\%.$
- b. Guaranteed by design, not subject to production testing.
 c. Independent of operating temperature.





SPICE Device Model SUM110N04-05H


Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.