

# 2.5V ZERO DELAY PLL **CLOCK DRIVER TERACLOCK™**

IDT5T2010

### **FEATURES:**

- 2.5 VDD
- 5 pairs of outputs
- Low skew: 50ps same pair, 100ps all outputs
- Selectable positive or negative edge synchronization
- Tolerant of spread spectrum input clock
- Synchronous output enable
- · Selectable inputs
- Input frequency: 4.17MHz to 250MHz
- Output frequency: 12.5MHz to 250MHz
- 1.8V / 2.5V LVTTL: up to 250MHz
- HSTL / eHSTL: up to 250MHz
- Hot insertable and over-voltage tolerant inputs
- 3-level inputs for selectable interface
- · 3-level inputs for feedback divide selection with multiply ratios of (1-6, 8, 10, 12)
- Selectable HSTL, eHSTL, 1.8V/2.5V LVTTL, or LVEPECL input interface
- Selectable differential or single-ended inputs and ten singleended outputs
- · PLL bypass for DC testing
- External differential feedback, internal loop filter
- Low Jitter: <75ps cycle-to-cycle
- Power-down mode
- · Lock indicator
- Available in BGA and VFQFPN packages

#### DESCRIPTION:


The IDT5T2010 is a 2.5V PLL clock driver intended for high performance computing and data-communications applications. The IDT5T2010 has ten outputs in five banks of two, plus a dedicated differential feedback. The redundant input capability allows for a smooth change over to a secondary clock source when the primary clock source is absent.

The feedback bank allows divide-by-functionality from 1 to 12 through the use of the DS[1:0] inputs. This provides the user with frequency multiplication 1 to 12 without using divided outputs for feedback. Each output bank also allows for a divide-by functionality of 2 or 4.

The IDT5T2010 features a user-selectable, single-ended or differential input to ten single-ended outputs. The clock driver also acts as a translator from a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL, or single-ended 1.8V/2.5V LVTTL input to HSTL, eHSTL, or 1.8V/2.5V LVTTL outputs. Selectable interface is controlled by 3-level input signals that may be hard-wired to appropriate high-mid-low levels. The outputs can be synchronously enabled/disabled.

Furthermore, when PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When PE is held low, all the outputs are synchronized with the negative edge of REF.

## FUNCTIONAL BLOCK DIAGRAM




MAY 2003

# **PIN CONFIGURATION**

|   | 1           | 2               | 3    | 4            | 5    | 6   | 7   | 8            | 9            | 10   | 11   | 12           |   |
|---|-------------|-----------------|------|--------------|------|-----|-----|--------------|--------------|------|------|--------------|---|
| Α | VDD         | 1F2             | 1sOE | 1 <b>Q</b> 0 | 1Q1  | GND | GND | 2 <b>Q</b> 1 | 2 <b>Q</b> 0 | 2sOE | 2F2  | VDDQ         | Α |
| В | VDD         | VDD             | Vdd  | NC           | 1F1  | GND | GND | 2F1          | NC           | VDDQ | VDDQ | 3F2          | В |
| С | OMODE       | VDD             | Vdd  | Vdd          | GND  | GND | GND | GND          | Vddq         | VDDQ | VDDQ | 3sOE         | С |
| D | REF_<br>SEL | GND             | Vdd  | Vdd          | GND  | GND | GND | GND          | VDDQ         | Vddq | NC   | 3 <b>Q</b> 0 | D |
| E | REF1        | REF1<br>/VREF1  | NC   | Vdd          | GND  | GND | GND | GND          | VDDQ         | VDDQ | 3F1  | 3Q1          | E |
| F | REF0        | REF0<br>/VREF0  | Vdd  | Vdd          | GND  | GND | GND | GND          | VDDQ         | VDDQ | VDDQ | Vddq         | F |
| G | FB          | FB<br>/VREF2    | Vdd  | Vdd          | GND  | GND | GND | GND          | Vddq         | VDDQ | Vddq | VDDQ         | G |
| Н | PD          | PLL_<br>EN      | PE   | Vdd          | GND  | GND | GND | GND          | Vddq         | VDDQ | 4F1  | 4Q1          | Н |
| J | RxS         | TxS             | VDD  | VDD          | GND  | GND | GND | GND          | Vddq         | VDDQ | NC   | 4 <b>Q</b> 0 | J |
| K | LOCK        | VDD             | Vdd  | Vdd          | GND  | GND | GND | GND          | VDDQ         | VDDQ | VDDQ | 4sOE         | K |
| L | VDD         | VDD             | FS   | NC           | FBF1 | GND | GND | 5F1          | NC           | VDDQ | VDDQ | 4F2          | L |
| M | DS1         | DS <sub>0</sub> | FBF2 | QFB          | QFB  | GND | GND | 5 <b>Q</b> 1 | 5 <b>Q</b> 0 | 5sOE | 5F2  | VDDQ         | М |
|   | 1           | 2               | 3    | 4            | 5    | 6   | 7   | 8            | 9            | 10   | 11   | 12           |   |

BGA TOP VIEW

# **PIN CONFIGURATION**



VFQFPN TOP VIEW

## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol    | Description                         | Max               | Unit |
|-----------|-------------------------------------|-------------------|------|
| VDDQ, VDD | Power Supply Voltage <sup>(2)</sup> | -0.5 to +3.6      | ٧    |
| Vı        | Input Voltage                       | -0.5 to +3.6      | V    |
| Vo        | Output Voltage                      | -0.5 to VDDQ +0.5 | V    |
| VREF      | Reference Voltage <sup>(3)</sup>    | -0.5 to +3.6      | ٧    |
| TJ        | Junction Temperature                | 150               | °C   |
| Tstg      | Storage Temperature                 | -65 to +165       | °C   |

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDDQ and VDD internally operate independently. No power sequencing requirements need to be met.
- 3. Not to exceed 3.6V.

# CAPACITANCE (TA = +25°C, f = 1MHz, V IN = 0V)

| Р | Parameter | Description        | Min. | Тур. | Max. | Unit |
|---|-----------|--------------------|------|------|------|------|
|   | CIN       | Input Capacitance  | 2.5  | 3    | 3.5  | pF   |
|   | Соит      | Output Capacitance | -    | 6.3  | 7    | pF   |

#### NOTE:

1. Capacitance applies to all inputs except RxS, TxS, nF[2:1], FBF[2:1], and DS[1:0].

# RECOMMENDED OPERATING RANGE

| Symbol                         | Description                                              | Min. | Тур.   | Max. | Unit |
|--------------------------------|----------------------------------------------------------|------|--------|------|------|
| TA                             | Ambient Operating Temperature                            | -40  | +25    | +85  | °C   |
| V <sub>DD</sub> <sup>(1)</sup> | Internal Power Supply Voltage                            | 2.3  | 2.5    | 2.7  | V    |
|                                | HSTL Output Power Supply Voltage                         | 1.4  | 1.5    | 1.6  | V    |
| VDDQ <sup>(1)</sup>            | Extended HSTL and 1.8V LVTTL Output Power Supply Voltage | 1.65 | 1.8    | 1.95 | V    |
|                                | 2.5V LVTTL Output Power Supply Voltage                   |      | Vdd    |      | V    |
| VT                             | Termination Voltage                                      |      | VDDQ/2 |      | V    |

#### NOTE:

## **PIN DESCRIPTION**

|                        | THE COUNTY OF TH |                           |                                                                                                                                                                                                                                                                                                                            |                                                                                              |  |  |
|------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------|--|--|
| Symbol                 | I/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Type                      | Description                                                                                                                                                                                                                                                                                                                | Description                                                                                  |  |  |
| REF[1:0]               | Ι                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Adjustable <sup>(1)</sup> | Clock input. REF[1:0] is the "true" side of the                                                                                                                                                                                                                                                                            | he differential clock input. If operating in single-ended mode, REF[1:0] is the clock input. |  |  |
| REF[1:0]/<br>VREF[1:0] | I                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Adjustable <sup>(1)</sup> | Complementary clock input. $\overline{\text{REF}}_{[1:0]}/\text{VREF}_{[1:0]}$ is the "complementary" side of REF $_{[1:0]}$ if the input is in differential mode. If operating in single-ended mode, $\overline{\text{REF}}_{[1:0]}/\text{VREF}_{[1:0]}$ should be set to the desired toggle voltage for REF $_{[1:0]}$ : |                                                                                              |  |  |
|                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                           | 2.5V LVTTL                                                                                                                                                                                                                                                                                                                 | VREF = 1250mV (SSTL2 compatible)                                                             |  |  |
|                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                           | 1.8V LVTTL, eHSTL                                                                                                                                                                                                                                                                                                          | Vref = 900mV                                                                                 |  |  |
|                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                           | HSTL                                                                                                                                                                                                                                                                                                                       | $V_{REF} = 750 \text{mV}$                                                                    |  |  |
|                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                           | LVEPECL                                                                                                                                                                                                                                                                                                                    | Vref = 1082mV                                                                                |  |  |
| FB                     | I                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Adjustable <sup>(1)</sup> | Clock input. FB is the "true" side of the differential feedback clock input. If operating in single-ended mode, FB is the feedback clock input.                                                                                                                                                                            |                                                                                              |  |  |
| FB/VREF2               | I                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Adjustable <sup>(1)</sup> | Complementary feedback clock input. FB/VREF2 is the "complementary" side of FB if the input is in differential mode. If operating in single-ended mode, FB/VREF2 is left floating. For single-ended operation in differential mode, FB/VREF2 should be set to the desired toggle voltage for FB:                           |                                                                                              |  |  |
|                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                           | 2.5VLVTTL                                                                                                                                                                                                                                                                                                                  | VREF = 1250mV (SSTL2 compatible)                                                             |  |  |
|                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                           | 1.8V LVTTL, eHSTL                                                                                                                                                                                                                                                                                                          | VREF = 900mV                                                                                 |  |  |
|                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                           | HSTL                                                                                                                                                                                                                                                                                                                       | Vref = 750mV                                                                                 |  |  |
|                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                           | LVEPECL                                                                                                                                                                                                                                                                                                                    | $V_{REF} = 1082mV$                                                                           |  |  |

#### NOTE:

1. Inputs are capable of translating the following interface standards. User can select between:

Single-ended 2.5V LVTTL levels

Single-ended 1.8V LVTTL levels

or

Differential 2.5V/1.8V LVTTL levels Differential HSTL and eHSTL levels

Differential LVEPECL levels

<sup>1.</sup> All power supplies should operate in tandem. If VDD or VDDQ is at maximum, then VDDQ or VDD (respectively) should be at maximum, and vice-versa.

# PIN DESCRIPTION, CONTINUED

| Symbol   | I/O | Туре                      | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|----------|-----|---------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| REF_SEL  | Ι   | LVTTL <sup>(1)</sup>      | Reference clock select. When LOW, selects REF0 and REF0/VREF0. When HIGH, selects REF1 and REF1/VREF1.                                                                                                                                                                                                                                                                                                                                                                                    |
| nsOE     | I   | LVTTL <sup>(1)</sup>      | Synchronous output enable. When nsOE is HIGH, nQ[1:0] are synchronously stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ[1:0] is stopped in a HIGH/LOW state. When OMODE is LOW, the outputs are tri-stated. Set nsOE LOW for normal operation.                                                                                                            |
| QFB      | 0   | Adjustable <sup>(2)</sup> | Feedback clock output                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| QFB      | 0   | Adjustable <sup>(2)</sup> | Complementary feedback clock output                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| nQ[1:0]  | 0   | Adjustable <sup>(2)</sup> | Five banks of two outputs                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RxS      | I   | 3-Level <sup>(3)</sup>    | Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) REF clock input or differential (LOW) REF clock input                                                                                                                                                                                                                                                                                                                                                                            |
| TxS      | I   | 3-Level <sup>(3)</sup>    | Sets the drive strength of the output drivers and feedback inputs to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL/eHSTL (LOW) compatible. Used in conjuction with VDDQ to set the interface levels.                                                                                                                                                                                                                                                                                     |
| PE       | I   | LVTTL <sup>(1)</sup>      | Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference clock (has internal pull-up).                                                                                                                                                                                                                                                                                                                   |
| nF[2:1]  | Ι   | LVTTL <sup>(1)</sup>      | Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on each bank (See Control Summary table)                                                                                                                                                                                                                                                                                                                                                                       |
| FBF[2:1] | -   | LVTTL <sup>(1)</sup>      | Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on the feedback bank (See Control Summary table)                                                                                                                                                                                                                                                                                                                                                               |
| FS       |     | LVTTL <sup>(1)</sup>      | Selects appropriate oscillator circuit based on anticipated frequency range. (See VCO Frequency Range Select.)                                                                                                                                                                                                                                                                                                                                                                            |
| DS[1:0]  | _   | 3-Level <sup>(3)</sup>    | 3-level inputs for feedback input divider selection (See Divide Selection table)                                                                                                                                                                                                                                                                                                                                                                                                          |
| PLL_EN   | _   | LVTTL <sup>(1)</sup>      | PLL enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF[1:0] goes to all outputs.                                                                                                                                                                                                                                                                                                                                                      |
| PD       | Ι   | LVTTL <sup>(1)</sup>      | Power down control. When $\overline{PD}$ is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ[1:0] and QFB are stopped in a HIGH/LOW state, while the $\overline{QFB}$ is stopped in a LOW/HIGH state. When OMODE is LOW, the outputs are tri-stated. Set $\overline{PD}$ HIGH for normal operation. |
| LOCK     | 0   | LVTTL                     | PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the inputs. The output will be 2.5V LVTTL.                                                                                                                                                                                                                                                                                                               |
| OMODE    | I   | LVTTL <sup>(1)</sup>      | Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable and Powerdown tables.)                                                                                                                                                                                                                                                                                                                                    |
| VDDQ     |     | PWR                       | Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.                                                                                                                                                                                                                                                                                                                                                                                                  |
| Vdd      |     | PWR                       | Power supply for phase locked loop, lock output, inputs, and other internal circuitry                                                                                                                                                                                                                                                                                                                                                                                                     |
| GND      |     | PWR                       | Ground                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| NOTES:   | 1   |                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

#### NOTES:

- 1. Pins listed as LVTTL inputs will accept 2.5V signals under all conditions. If the output is operating at 1.8V or 1.5V, the LVTTL inputs will accept 1.8V LVTTL signals as well.
- 2. Outputs are user selectable to drive 2.5V, 1.8V LVTTL, eHSTL, or HSTL interface levels when used with the appropriate VDDQ voltage.
- 3. 3-level inputs are static inputs and must be tied to Vod or GND or left floating. These inputs are not hot-insertable or over voltage tolerant.

### **OUTPUT ENABLE/DISABLE**

| nsOE | OMODE | Output               |
|------|-------|----------------------|
| L    | X     | Normal Operation     |
| Н    | L     | Tri-State            |
| Н    | Н     | Gated <sup>(1)</sup> |

#### NOTE

 PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ[1:0] is stopped in a HIGH/LOW state.

## **POWERDOWN**

| PD | OMODE | Output               |
|----|-------|----------------------|
| Н  | X     | Normal Operation     |
| L  | L     | Tri-State            |
| L  | Н     | Gated <sup>(1)</sup> |

# NOTE:

 PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ[1:0] and QFB are stopped in a HIGH/LOW state, while the QFB is stopped in a LOW/HIGH state.

# VCO FREQUENCY RANGE SELECT

| FS <sup>(1)</sup> | Min. | Max. | Unit |
|-------------------|------|------|------|
| LOW               | 50   | 125  | MHz  |
| HIGH              | 100  | 250  | MHz  |

#### NOTE:

1. The level to be set on FS is determined by the nominal operating frequency of the VCO. The VCO frequency (FNoM) always appears at nQ[1:0] outputs when they are operated in their undivided modes. The frequency appearing at the REF[1:0] and REF[1:0] VREF[1:0] and FB and FB/VREF2 inputs will be FNoM when the QFB and QFB are undivided and DS[1:0] = MM. The frequency of REF[1:0] and REF[1:0] /VREF[1:0] and FB and FB/VREF2 inputs will be FNoM/2 or FNoM/4 when the part is configured for frequency multiplication by using a divided QFB and QFB and setting DS[1:0] = MM. Using the DS[1:0] inputs allows a different method for frequency multiplication (see Divide Selection table).

## EXTERNAL DIFFERENTIAL FEEDBACK

By providing a dedicated external differential feedback, the IDT5T2010 gives users flexibility with regard to divide selection. The FB and  $\overline{\text{FB}}/\text{VREF2}$  signals are compared with the input REF[1:0] and  $\overline{\text{REF}}$ [1:0]/VREF[1:0] signals at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly.

An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

# **DIVIDE SELECTION TABLE**

| DS [1:0] | Divide-by-n | Permitted Output Divide-by-n connected to FB and FB/VREF2 <sup>(1)</sup> |
|----------|-------------|--------------------------------------------------------------------------|
| Щ        | 2           | 1, 2                                                                     |
| LM       | 3           | 1                                                                        |
| LH       | 4           | 1, 2                                                                     |
| ML       | 5           | 1, 2                                                                     |
| ММ       | 1           | 1, 2, 4                                                                  |
| МН       | 6           | 1, 2                                                                     |
| HL       | 8           | 1                                                                        |
| НМ       | 10          | 1                                                                        |
| НН       | 12          | 1                                                                        |

#### NOTE:

# CONTROL SUMMARY TABLE FOR ALL OUTPUTS

| nF2/FBF2 | nF1/FBF1 | Output Skew |
|----------|----------|-------------|
| L        | L        | Divide by 2 |
| L        | Н        | Zero Delay  |
| Н        | L        | Inverted    |
| Н        | Н        | Divide by 4 |

<sup>1.</sup> Permissible output division ratios connected to FB and \$\overline{FB}\text{VREF2}\$. The frequencies of the REF[1:0] and \$\overline{REF}[1:0]\text{VREF[1:0]}\$ inputs will be FNOW/N when the parts are configured for frequency multiplication by using an undivided output for FB and \$\overline{FB}\text{VREF2}\$ and setting DS[1:0] to N (N = 1-6, 8, 10, 12).

# INPUT/OUTPUT SELECTION(1)

| IN 01/0011 01 OLLLO | 711011     |
|---------------------|------------|
| Input               | Output     |
| 2.5V LVTTL SE       | 2.5VLVTTL  |
| 1.8V LVTTL SE       |            |
| 2.5V LVTTL DSE      |            |
| 1.8V LVTTL DSE      |            |
| LVEPECL DSE         |            |
| eHSTL DSE           |            |
| HSTL DSE            |            |
| 2.5V LVTTL DIF      |            |
| 1.8V LVTTL DIF      |            |
| LVEPECL DIF         |            |
| eHSTL DIF           |            |
| HSTL DIF            |            |
| 2.5V LVTTL SE       | 1.8V LVTTL |
| 1.8V LVTTL SE       |            |
| 2.5V LVTTL DSE      |            |
| 1.8V LVTTL DSE      |            |
| LVEPECL DSE         |            |
| eHSTL DSE           |            |
| HSTL DSE            |            |
| 2.5V LVTTL DIF      |            |
| 1.8V LVTTL DIF      |            |
| LVEPECL DIF         |            |
| eHSTL DIF           | ]          |
| HSTL DIF            | 1          |

| Input          | Output |
|----------------|--------|
| 2.5V LVTTL SE  | eHSTL  |
| 1.8V LVTTL SE  |        |
| 2.5V LVTTL DSE |        |
| 1.8V LVTTL DSE |        |
| LVEPECL DSE    |        |
| eHSTL DSE      |        |
| HSTL DSE       |        |
| 2.5V LVTTL DIF |        |
| 1.8V LVTTL DIF |        |
| LVEPECL DIF    |        |
| eHSTL DIF      |        |
| HSTL DIF       |        |
| 2.5V LVTTL SE  | HSTL   |
| 1.8V LVTTL SE  |        |
| 2.5V LVTTL DSE |        |
| 1.8V LVTTL DSE |        |
| LVEPECL DSE    |        |
| eHSTL DSE      |        |
| HSTL DSE       |        |
| 2.5V LVTTL DIF |        |
| 1.8V LVTTL DIF |        |
| LVEPECL DIF    |        |
| eHSTL DIF      |        |
| HSTL DIF       |        |

#### NOTE:

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

| Symbol      | Parameter                   |                       | Test Conditions | Min.        | Max                      | Unit |
|-------------|-----------------------------|-----------------------|-----------------|-------------|--------------------------|------|
| Vihh        | Input HIGH Voltage Level(1) | 3-Level Inputs Only   |                 | VDD - 0.4   | 1                        | V    |
| Vimm        | Input MID Voltage Level(1)  | 3-Level Inputs Only   |                 | Vpp/2 - 0.2 | V <sub>DD</sub> /2 + 0.2 | V    |
| VILL        | Input LOW Voltage Level(1)  | 3-Level Inputs Only   |                 | _           | 0.4                      | V    |
|             |                             | VIN = VDD             | HIGH Level      | _           | 200                      |      |
| l3          | 3-Level Input DC Current    | $V_{IN} = V_{DD}/2$   | MID Level       | -50         | +50                      | μΑ   |
|             | (RxS, TxS, DS[1:0])         | Vin = GND             | LOW Level       | -200        | 1                        |      |
| <b>I</b> PU | Input Pull-Up Current (PE)  | VDD = Max., VIN = GND |                 | -100        | _                        | μΑ   |

<sup>1.</sup> The INPUT/OUTPUT SELECTION Table describes the total possible combinations of input and output interfaces. Single-Ended (SE) inputs in a single-ended mode require the REF[1:0] /VREF[1:0] and FB/VREF2 pins to be left floating. Differential Single-Ended (DSE) is for single-ended operation in differential mode, requiring VREF[1:0] and VREF2. Differential (DIF) inputs are used only in differential mode.

<sup>1.</sup> These inputs are normally wired to Vpb, GND, or left floating. Internal termination resistors bias unconnected inputs to Vpb/2. If these inputs are switched dynamically after powerup, the function and timing of the outputs may be glitched, and the PLL may require additional tLock time before all datasheet limits are achieved.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR HSTL(1)

| Symbol      | Parameter                                | Test Conditions   |                       | Min.         | Typ. <sup>(7)</sup> | Max          | Unit |
|-------------|------------------------------------------|-------------------|-----------------------|--------------|---------------------|--------------|------|
| Input Chara | cteristics                               |                   |                       |              |                     |              |      |
| Іін         | Input HIGH Current                       | VDD = 2.7V        | VI = VDDQ/GND         | _            | _                   | ±5           | μΑ   |
| lıL         | Input LOW Current                        | VDD = 2.7V        | $V_{I} = GND/V_{DDQ}$ | _            | _                   | ±5           |      |
| Vık         | Clamp Diode Voltage                      | VDD = 2.3V, IIN = | -18mA                 | _            | - 0.7               | -1.2         | V    |
| Vin         | DC Input Voltage                         |                   |                       | - 0.3        |                     | +3.6         | V    |
| Vdif        | DC Differential Voltage <sup>(2,8)</sup> |                   |                       | 0.2          |                     | _            | V    |
| Vсм         | DC Common Mode Input Voltage(3,8)        |                   |                       | 680          | 750                 | 900          | mV   |
| ViH         | DC Input HIGH(4,5,8)                     |                   |                       | VREF + 100   |                     | _            | mV   |
| VIL         | DC Input LOW <sup>(4,6,8)</sup>          |                   |                       | _            |                     | Vref - 100   | mV   |
| VREF        | Single-Ended Reference Voltage(4,8)      |                   |                       | _            | 750                 | _            | mV   |
| Output Cha  | racteristics                             |                   |                       |              |                     |              |      |
| Vон         | Output HIGH Voltage                      | Іон = -8mA        |                       | VDDQ - 0.4   |                     | _            | V    |
|             |                                          | Іон = -100μА      |                       | VDDQ - 0.1   |                     | _            |      |
| Vol         | Output LOW Voltage                       | IoL = 8mA         |                       | _            |                     | 0.4          | V    |
|             |                                          | loL = 100μA       |                       | _            |                     | 0.1          |      |
| Vox         | FB/FB Output Crossing Point              |                   |                       | VDDQ/2 - 150 | VDDQ/2              | VDDQ/2 + 150 | mV   |

#### NOTES:

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. VDIF specifies the minimum input differential voltage (VTR VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 3. Vcm specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.
- 4. For single-ended operation, in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].
- 5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 7. Typical values are at VDD = 2.5V, VDDQ = 1.5V, +25°C ambient.
- 8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

# POWER SUPPLY CHARACTERISTICS FOR HSTL OUTPUTS(1)

| Parameter                              | Test Conditions <sup>(2)</sup>                                                                                                                                                                                                                                  | Тур.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Max                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Unit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|----------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Quiescent Vdd Power Supply Current(3)  | $V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$                                                                                                                                                                                       | 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | mA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                                        | $\overline{\text{PLL}}_{EN} = \text{HIGH}, DS[1:0] = MM, nF[2:1] = LH,$                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|                                        | FBF[2:1] = LH, Outputs enabled, All outputs unloaded                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Quiescent VDDQ Power Supply Current(3) | $V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$                                                                                                                                                                                       | 0.7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | μА                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                                        | $\overline{\text{PLL}}_{EN} = \text{HIGH}, DS[1:0] = MM, nF[2:1] = LH,$                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|                                        | FBF[2:1] = LH, Outputs enabled, All outputs unloaded                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Power Down Current                     | $V_{DD} = Max., \overline{PD} = LOW, \overline{NSOE} = LOW, \overline{PLL}_{EN} = HIGH$                                                                                                                                                                         | 0.8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | mA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Dynamic Vod Power Supply               | VDD = Max., VDDQ = Max., CL = 0pF                                                                                                                                                                                                                               | 13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | μA/MHz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| Current per Output                     |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Dynamic VDDQ Power Supply              | VDD = Max., VDDQ = Max., CL = 0pF                                                                                                                                                                                                                               | 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | μA/MHz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| Current per Output                     |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Total Power Vdd Supply Current(4)      | VDDQ = 1.5V, Fvco = 100MHz, CL = 15pF                                                                                                                                                                                                                           | 35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 55                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | mA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                                        | VDDQ = 1.5V, FVCO = 250MHz, CL = 15pF                                                                                                                                                                                                                           | 55                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 85                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Total Power VDDQ Supply Current(4)     | VDDQ = 1.5V, Fvco = 100MHz, CL = 15pF                                                                                                                                                                                                                           | 45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | mA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                                        | VDDQ = 1.5V, Fvco = 250MHz, CL = 15pF                                                                                                                                                                                                                           | 80                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 120                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|                                        | Quiescent VDD Power Supply Current <sup>(3)</sup> Quiescent VDDQ Power Supply Current <sup>(3)</sup> Power Down Current  Dynamic VDD Power Supply Currentper Output  Dynamic VDDQ Power Supply Currentper Output  Total Power VDD Supply Current <sup>(4)</sup> | Quiescent VDD Power Supply Current(3)  Quiescent VDDQ Power Supply Current(3)  VDDQ = Max., REF = LOW, PD = HIGH, nSOE = LOW, PLL_EN = HIGH, DS[1:0] = MM, nF[2:1] = LH, FBF[2:1] = LH, Outputs enabled, All outputs unloaded  Power Down Current  VDD = Max., PD = LOW, nSOE = LOW, PLL_EN = HIGH  Dynamic VDD Power Supply  Current per Output  Dynamic VDDQ Power Supply  Current per Output  Total Power VDD Supply Current(4)  VDD = Max., VDDQ = Max., CL = 0pF  VDDQ = 1.5V, Fvco = 100MHz, CL = 15pF  VDDQ = 1.5V, Fvco = 250MHz, CL = 15pF  VDDQ = 1.5V, Fvco = 100MHz, CL = 15pF | Quiescent Vdd Power Supply Current <sup>(3)</sup> Vdd = Max., REF = LOW, PD = HIGH, nSOE = LOW, PLL_EN = HIGH, DS[1:0] = MM, nF[2:1] = LH, FBF[2:1] = LH, Dutputs enabled, All outputs unloaded  Power Down Current  Vdd = Max., PD = LOW, nSOE = LOW, PLL_EN = HIGH  O.8  Dynamic Vdd Power Supply  Current per Output  Dynamic Vdd Power Supply  Current per Output  Total Power Vdd Supply Current <sup>(4)</sup> Vdd = 1.5V, Fvco = 100MHz, CL = 15pF  Vdd = 1.5V, Fvco = 100MHz, CL = 15pF  Total Power Vdd Supply Current <sup>(4)</sup> Vdd = 1.5V, Fvco = 100MHz, CL = 15pF  45 | Quiescent Vob Power Supply Current <sup>(S)</sup> Voda = Max., REF = LOW, PD = HIGH, nSOE = LOW, PLL_EN = HIGH, DS[1:0] = MM, nF[2:1] = LH, FBF[2:1] = LH, Outputs enabled, All outputs unloaded         15         25           Quiescent Voda Power Supply Current <sup>(S)</sup> Voda = Max., REF = LOW, PD = HIGH, nSOE = LOW, PLL_EN = HIGH, DS[1:0] = MM, nF[2:1] = LH, FBF[2:1] = LH, Outputs enabled, All outputs unloaded         0.7         50           Power Down Current         Voda = Max., PD = LOW, nSOE = LOW, PLL_EN = HIGH         0.8         3           Dynamic Voda Power Supply         Voda = Max., Voda = Max., CL = 0pF         13         20           Currentper Output         Voda = Max., Voda = Max., CL = 0pF         16         25           Currentper Output         Voda = 1.5V, Fvca = 100MHz, CL = 15pF         35         55           Voda = 1.5V, Fvca = 250MHz, CL = 15pF         55         85           Total Power Voda Supply Current <sup>(4)</sup> Voda = 1.5V, Fvca = 100MHz, CL = 15pF         45         70 |

- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.
- 4. FS = HIGH.

### DIFFERENTIAL INPUT AC TEST CONDITIONS FOR HSTL

| Symbol | Parameter                                               | Value          | Units |
|--------|---------------------------------------------------------|----------------|-------|
| VdIF   | Input Signal Swing <sup>(1)</sup>                       | 1              | V     |
| Vx     | Differential Input Signal Crossing Point <sup>(2)</sup> | 750            | mV    |
| Vтні   | Input Timing Measurement Reference Level <sup>(3)</sup> | Crossing Point | V     |
| tr, tr | Input Signal Edge Rate <sup>(4)</sup>                   | 1              | V/ns  |

#### NOTES:

- 1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR eHSTL(1)

| Symbol      | Parameter                                       | Test Conditions   |                       | Min.         | Typ. <sup>(7)</sup> | Max          | Unit |
|-------------|-------------------------------------------------|-------------------|-----------------------|--------------|---------------------|--------------|------|
| Input Chara | cteristics                                      |                   |                       |              |                     |              |      |
| Іін         | Input HIGH Current                              | VDD = 2.7V        | VI = VDDQ/GND         | _            | _                   | ±5           | μΑ   |
| lıL         | Input LOW Current                               | VDD = 2.7V        | $V_{I} = GND/V_{DDQ}$ | _            | _                   | ±5           |      |
| Vık         | Clamp Diode Voltage                             | VDD = 2.3V, IIN = | -18mA                 | _            | - 0.7               | -1.2         | V    |
| Vin         | DC Input Voltage                                |                   |                       | - 0.3        |                     | +3.6         | V    |
| Vdif        | DC Differential Voltage <sup>(2,8)</sup>        |                   |                       | 0.2          |                     | _            | V    |
| Vсм         | DC Common Mode Input Voltage <sup>(3,8)</sup>   |                   |                       | 800          | 900                 | 1000         | mV   |
| Vih         | DC Input HIGH(4,5,8)                            |                   |                       | Vref + 100   |                     | _            | mV   |
| VIL         | DC Input LOW <sup>(4,6,8)</sup>                 |                   |                       | _            |                     | VREF - 100   | mV   |
| VREF        | Single-Ended Reference Voltage <sup>(4,8)</sup> |                   |                       | _            | 900                 | _            | mV   |
| Output Cha  | racteristics                                    |                   |                       |              |                     |              |      |
| Vон         | Output HIGH Voltage                             | Іон = -8mA        |                       | VDDQ - 0.4   |                     | _            | V    |
|             |                                                 | Іон = -100μА      |                       | VDDQ - 0.1   |                     | _            | V    |
| Vol         | Output LOW Voltage                              | IoL = 8mA         |                       | _            |                     | 0.4          | V    |
|             |                                                 | IoL = 100μA       |                       | _            |                     | 0.1          | V    |
| Vox         | FB/FB Output Crossing Point                     |                   |                       | VDDQ/2 - 150 | VDDQ/2              | VDDQ/2 + 150 | mV   |

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. VDIF specifies the minimum input differential voltage (VTR VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 3. Vcm specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.
- 4. For single-ended operation, in a differential mode,  $\overline{REF}$ [1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].
- 5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 7. Typical values are at VDD = 2.5V, VDDQ = 1.8V, +25° C ambient.
- 8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

# POWER SUPPLY CHARACTERISTICS FOR eHSTL OUTPUTS(1)

| Symbol | Parameter                              | Test Conditions <sup>(2)</sup>                                                                                     | Тур. | Max | Unit   |
|--------|----------------------------------------|--------------------------------------------------------------------------------------------------------------------|------|-----|--------|
| IDDQ   | Quiescent Vdd Power Supply Current(3)  | $V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$                                          | 15   | 25  | mA     |
|        |                                        | $\overline{\text{PLL}}_{\overline{\text{EN}}} = \text{HIGH}, \ DS[1:0] = \text{MM}, \ \text{nF}[2:1] = \text{LH},$ |      |     |        |
|        |                                        | FBF[2:1] = LH, Outputs enabled, All outputs unloaded                                                               |      |     |        |
| Iddqq  | Quiescent VDDQ Power Supply Current(3) | $V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$                                          | 1.7  | 50  | μА     |
|        |                                        | $\overline{\text{PLL}_{EN}} = \text{HIGH}, DS[1:0] = MM, nF[2:1] = LH,$                                            |      |     |        |
|        |                                        | FBF[2:1] = LH, Outputs enabled, All outputs unloaded                                                               |      |     |        |
| IDDPD  | Power Down Current                     | $V_{DD} = Max., \overline{PD} = LOW, \overline{NSOE} = LOW, \overline{PLL}_{EN} = HIGH$                            | 0.8  | 3   | mA     |
| IDDD   | Dynamic Vdd Power Supply               | VDD = Max., VDDQ = Max., CL = 0pF                                                                                  | 13   | 20  | μA/MHz |
|        | Current per Output                     |                                                                                                                    |      |     |        |
| Idddq  | Dynamic VDDQ Power Supply              | VDD = Max., VDDQ = Max., CL = 0pF                                                                                  | 20   | 30  | μA/MHz |
|        | Current per Output                     |                                                                                                                    |      |     |        |
| Ітот   | Total Power Vdd Supply Current(4)      | VDDQ = 1.8V, FVCO = 100MHz, CL = 15pF                                                                              | 35   | 55  | mA     |
|        |                                        | VDDQ = 1.8V, FVCO = 250MHz, CL = 15pF                                                                              | 55   | 85  |        |
| Ітото  | Total Power VDDQ Supply Current(4)     | VDDQ = 1.8V, Fvco = 100MHz, CL = 15pF                                                                              | 50   | 75  | mA     |
|        |                                        | VDDQ = 1.8V, Fvco = 250MHz, CL = 15pF                                                                              | 115  | 175 | ]      |

#### NOTES:

- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.
- 4. FS = HIGH.

## DIFFERENTIAL INPUT AC TEST CONDITIONS FOR eHSTL

| Symbol | Parameter                                               | Value          | Units |
|--------|---------------------------------------------------------|----------------|-------|
| Vdif   | Input Signal Swing <sup>(1)</sup>                       | 1              | V     |
| Vx     | Differential Input Signal Crossing Point <sup>(2)</sup> | 900            | mV    |
| Vтні   | Input Timing Measurement Reference Level <sup>(3)</sup> | Crossing Point | V     |
| tr, tr | Input Signal Edge Rate <sup>(4)</sup>                   | 1              | V/ns  |

- 1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR LVEPECL<sup>(1)</sup>

| Symbol      | Parameter                                     | Test Conditions         |                     | Min.  | Typ. <sup>(2)</sup> | Max  | Unit |
|-------------|-----------------------------------------------|-------------------------|---------------------|-------|---------------------|------|------|
| Input Chara | cteristics                                    |                         |                     |       |                     |      |      |
| Іін         | Input HIGH Current                            | VDD = 2.7V              | $V_I = V_{DDQ}/GND$ | _     | ı                   | ±5   | μΑ   |
| lı∟         | Input LOW Current                             | VDD = 2.7V              | $V_I = GND/V_{DDQ}$ | _     | 1                   | ±5   |      |
| Vık         | Clamp Diode Voltage                           | VDD = 2.3V, IIN = -18mA |                     | _     | - 0.7               | -1.2 | V    |
| Vin         | DC Input Voltage                              |                         |                     | - 0.3 | _                   | 3.6  | V    |
| Vсм         | DC Common Mode Input Voltage <sup>(3,5)</sup> |                         |                     | 915   | 1082                | 1248 | mV   |
| VREF        | Single-Ended Reference Voltage(4,5)           |                         |                     | _     | 1082                | _    | mV   |
| ViH         | DC Input HIGH                                 |                         |                     | 1275  | _                   | 1620 | mV   |
| VIL         | DC Input LOW                                  |                         |                     | 555   | _                   | 875  | mV   |

#### NOTES:

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. Typical values are at VDD = 2.5V, +25°C ambient.
- 3. Vcm specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.
- 4. For single-ended operation while in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].
- 5. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

## DIFFERENTIAL INPUT ACTEST CONDITIONS FOR LVEPECL

| Symbol | Parameter                                               | Value          | Units |
|--------|---------------------------------------------------------|----------------|-------|
| VDIF   | Input Signal Swing <sup>(1)</sup>                       | 732            | mV    |
| Vx     | Differential Input Signal Crossing Point <sup>(2)</sup> | 1082           | mV    |
| Vтні   | Input Timing Measurement Reference Level <sup>(3)</sup> | Crossing Point | V     |
| tr, tr | Input Signal Edge Rate <sup>(4)</sup>                   | 1              | V/ns  |

- 1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. A 1082mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 2.5V LVTTL<sup>(1)</sup>

| Symbol      | Parameter                                       | Test Co           | onditions             | Min.       | Typ. <sup>(8)</sup> | Max        | Unit |
|-------------|-------------------------------------------------|-------------------|-----------------------|------------|---------------------|------------|------|
| Input Char  | acteristics                                     |                   |                       |            |                     |            |      |
| Іін         | Input HIGH Current                              | VDD = 2.7V        | VI = VDDQ/GND         | _          | _                   | ±5         | μΑ   |
| IIL         | Input LOW Current                               | VDD = 2.7V        | $V_{I} = GND/V_{DDQ}$ | _          | _                   | ±5         |      |
| Vik         | Clamp Diode Voltage                             | VDD = 2.3V, IIN = | -18mA                 | _          | - 0.7               | - 1.2      | V    |
| Vin         | DC Input Voltage                                |                   |                       | - 0.3      |                     | +3.6       | V    |
| Single-End  | led Inputs <sup>(2)</sup>                       |                   |                       |            |                     |            |      |
| ViH         | DC Input HIGH                                   |                   |                       | 1.7        |                     | _          | V    |
| VIL         | DC Input LOW                                    |                   |                       |            |                     | 0.7        | V    |
| Differentia | Inputs                                          |                   |                       | -          |                     |            |      |
| Vdif        | DC Differential Voltage <sup>(3,9)</sup>        |                   |                       | 0.2        |                     | _          | V    |
| Vсм         | DC Common Mode Input Voltage(4,9)               |                   |                       | 1150       | 1250                | 1350       | mV   |
| ViH         | DC Input HIGH(5,6,9)                            |                   |                       | VREF + 100 |                     | _          | mV   |
| VIL         | DC Input LOW <sup>(5,7,9)</sup>                 |                   |                       | _          |                     | VREF - 100 | mV   |
| Vref        | Single-Ended Reference Voltage <sup>(5,9)</sup> |                   |                       | _          | 1250                | _          | mV   |
| Output Cha  | aracteristics                                   |                   |                       |            |                     |            |      |
| Vон         | Output HIGH Voltage                             | Iон = -12mA       |                       | VDDQ - 0.4 |                     | _          | V    |
|             |                                                 | Іон = -100μА      |                       | VDDQ - 0.1 |                     | _          | V    |
| Vol         | Output LOW Voltage                              | IoL = 12mA        |                       | _          |                     | 0.4        | V    |
|             |                                                 | IoL = 100μA       | _                     |            |                     | 0.1        | V    |

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. For 2.5V LVTTL single-ended operation, the RxS pin is tied HIGH and REF[1:0]/VREF[1:0] is left floating. If TxS is HIGH, FB/VREF2 should be left floating.
- 3. VDIF specifies the minimum input differential voltage (VTR VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 4. Vcm specifies the maximum allowable range of (VTR + VcP) /2. Differential mode only.
- 5. For single-ended operation, in differential mode,  $\overline{REF}_{[1:0]}VREF_{[1:0]}$  is tied to the DC voltage  $VREF_{[1:0]}$ .
- 6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 8. Typical values are at VDD = 2.5V, VDDQ = VDD, +25° C ambient.
- 9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

# POWER SUPPLY CHARACTERISTICS FOR 2.5V LVTTL OUTPUTS(1)

| Symbol | Parameter                              | Test Conditions <sup>(2)</sup>                                                          | Тур. | Max | Unit   |
|--------|----------------------------------------|-----------------------------------------------------------------------------------------|------|-----|--------|
| Iddq   | Quiescent Vdd Power Supply Current(3)  | $V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$               | 15   | 25  | mA     |
|        |                                        | $\overline{\text{PLL}}_{EN} = \text{HIGH}, DS[1:0] = MM, nF[2:1] = LH,$                 |      |     |        |
|        |                                        | FBF[2:1] = LH, Outputs enabled, All outputs unloaded                                    |      |     |        |
| Iddqq  | Quiescent VDDQ Power Supply Current(3) | VDDQ = Max., REF = LOW, $\overline{PD}$ = HIGH, $\overline{nSOE}$ = LOW,                | 12   | 50  | μА     |
|        |                                        | $\overline{\text{PLL}}_{EN} = \text{HIGH}, DS[1:0] = MM, nF[2:1] = LH,$                 |      |     |        |
|        |                                        | FBF[2:1] = LH, Outputs enabled, All outputs unloaded                                    |      |     |        |
| IDDPD  | Power Down Current                     | $V_{DD} = Max., \overline{PD} = LOW, \overline{NSOE} = LOW, \overline{PLL}_{EN} = HIGH$ | 0.5  | 3   | mA     |
| IDDD   | Dynamic Vdd Power Supply               | VDD = Max., VDDQ = Max., CL = 0pF                                                       | 15   | 25  | μA/MHz |
|        | Current per Output                     |                                                                                         |      |     |        |
| IDDDQ  | Dynamic VDDQ Power Supply              | VDD = Max., VDDQ = Max., CL = 0pF                                                       | 30   | 40  | μA/MHz |
|        | Current per Output                     |                                                                                         |      |     |        |
| Ітот   | Total Power Vdd Supply Current(4)      | VDDQ = 2.5V., FVCO = 100MHz, CL = 15pF                                                  | 40   | 60  | mA     |
|        |                                        | VDDQ = 2.5V., FVCO = 250MHz, CL = 15pF                                                  | 60   | 90  | 1      |
| Ітото  | Total Power VDDQ Supply Current(4)     | VDDQ = 2.5V., FVCO = 100MHz, CL = 15pF                                                  | 80   | 120 | mA     |
|        |                                        | VDDQ = 2.5V., FVCO = 250MHz, CL = 15pF                                                  | 200  | 300 |        |

#### NOTES:

- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.
- 4. FS = HIGH.

## DIFFERENTIAL INPUT AC TEST CONDITIONS FOR 2.5V LVTTL

| Symbol | Parameter                                               | Value              | Units |
|--------|---------------------------------------------------------|--------------------|-------|
| Vdif   | Input Signal Swing <sup>(1)</sup>                       | VDD                | V     |
| Vx     | Differential Input Signal Crossing Point <sup>(2)</sup> | V <sub>DD</sub> /2 | V     |
| Vтні   | Input Timing Measurement Reference Level <sup>(3)</sup> | Crossing Point     | V     |
| tr, tr | Input Signal Edge Rate <sup>(4)</sup>                   | 2.5                | V/ns  |

#### NOTES:

- 1. A nominal 2.5V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. A nominal 1.25V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 2.5V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

# SINGLE-ENDED INPUT AC TEST CONDITIONS FOR 2.5V LVTTL

| Symbol | Parameter                                               | Value              | Units |
|--------|---------------------------------------------------------|--------------------|-------|
| ViH    | Input HIGH Voltage                                      | VDD                | V     |
| VIL    | Input LOW Voltage                                       | 0                  | V     |
| Vтні   | Input Timing Measurement Reference Level <sup>(1)</sup> | V <sub>DD</sub> /2 | V     |
| tr, tr | Input Signal Edge Rate <sup>(2)</sup>                   | 2                  | V/ns  |

- 1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.
- 2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 1.8V

| Symbol      | Parameter                                       | Test Co           | onditions             | Min.       | Typ.(8) | Max        | Unit |
|-------------|-------------------------------------------------|-------------------|-----------------------|------------|---------|------------|------|
| Input Char  | acteristics                                     |                   |                       |            |         |            |      |
| Іін         | Input HIGH Current                              | VDD = 2.7V        | $V_I = V_DDQ/GND$     | _          | _       | ±5         | μΑ   |
| lı∟         | Input LOW Current                               | VDD = 2.7V        | $V_{I} = GND/V_{DDQ}$ | _          | _       | ±5         |      |
| Vık         | Clamp Diode Voltage                             | VDD = 2.3V, IIN = | -18mA                 | _          | - 0.7   | - 1.2      | V    |
| Vin         | DC Input Voltage                                |                   |                       | - 0.3      |         | VDDQ + 0.3 | V    |
| Single-End  | ded Inputs <sup>(2)</sup>                       | _                 |                       |            |         |            |      |
| ViH         | DC Input HIGH                                   |                   |                       | 1.073(10)  |         | _          | V    |
| VIL         | DC Input LOW                                    |                   |                       | _          |         | 0.683(11)  | V    |
| Differentia | Il Inputs                                       | -                 |                       | -          |         |            |      |
| Vdif        | DC Differential Voltage(3,9)                    |                   |                       | 0.2        |         | _          | V    |
| Vсм         | DC Common Mode Input Voltage <sup>(4,9)</sup>   |                   |                       | 825        | 900     | 975        | mV   |
| Vih         | DC Input HIGH(5,6,9)                            |                   |                       | VREF + 100 |         | _          | mV   |
| VIL         | DC Input LOW <sup>(5,7,9)</sup>                 |                   |                       | _          |         | VREF - 100 | mV   |
| Vref        | Single-Ended Reference Voltage <sup>(5,9)</sup> |                   |                       | _          | 900     | _          | mV   |
| Output Cha  | aracteristics                                   | -                 |                       | -          |         |            |      |
| Vон         | Output HIGH Voltage                             | Iон = -6mA        |                       | VDDQ - 0.4 |         | _          | V    |
|             |                                                 | Іон = -100μА      |                       | VDDQ - 0.1 |         | _          | V    |
| Vol         | Output LOW Voltage                              | IoL = 6mA         |                       | _          |         | 0.4        | V    |
|             |                                                 | lol = 100μA       |                       | _          |         | 0.1        | V    |
|             |                                                 |                   |                       |            |         |            |      |

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. For 1.8V LVTTL single-ended operation, the RxS pin is MID and REF[1:0]/VREF[1:0] is left floating. If TxS is MID, FB/VREF2 should be left floating.
- 3. VDIF specifies the minimum input differential voltage (VTR VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 4. Vcm specifies the maximum allowable range of (VTR + VcP) /2. Differential mode only.
- 5. For single-ended operation in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0]. The input is guaranteed to toggle within ±200mV of VREF[1:0] when VREF[1:0] is constrained within ±600mV and VDDI-600mV, where VDDI is the nominal 1.8V power supply of the device driving the REF[1:0] input. To guarantee switching in voltage range specified in the JEDEC 1.8V LVTTL interface specification, VREF[1:0] must be maintained at 900mV with appropriate tolerances.
- 6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 8. Typical values are at VDD = 2.5V, VDDQ = 1.8V, +25°C ambient.
- 9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)
- 10. This value is the worst case minimum V<sub>IH</sub> over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is V<sub>IH</sub> = 0.65 \* V<sub>DD</sub> where V<sub>DD</sub> is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value (V<sub>IH</sub> = 0.65 \* [1.8 0.15V]) rather than reference against a nominal 1.8V supply.
- 11. This value is the worst case maximum V<sub>IL</sub> over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is V<sub>IL</sub> = 0.35 \* V<sub>DD</sub> where V<sub>DD</sub> is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value (V<sub>IL</sub> = 0.35 \* [1.8 + 0.15V]) rather than reference against a nominal 1.8V supply.

# POWER SUPPLY CHARACTERISTICS FOR 1.8V LVTTL OUTPUTS(1)

| Symbol | Parameter                              | Test Conditions <sup>(2)</sup>                                                          | Тур. | Max | Unit   |
|--------|----------------------------------------|-----------------------------------------------------------------------------------------|------|-----|--------|
| Iddq   | Quiescent Vdd Power Supply Current(3)  | $V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$               | 15   | 25  | mA     |
|        |                                        | $\overline{\text{PLL}}_{EN} = \text{HIGH}, DS[1:0] = MM, nF[2:1] = LH,$                 |      |     |        |
|        |                                        | FBF[2:1] = LH, Outputs enabled, All outputs unloaded                                    |      |     |        |
| Iddqq  | Quiescent VDDQ Power Supply Current(3) | $V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$               | 1.5  | 50  | μΑ     |
|        |                                        | $\overline{\text{PLL}}_{EN} = \text{HIGH}, DS[1:0] = MM, nF[2:1] = LH,$                 |      |     |        |
|        |                                        | FBF[2:1] = LH, Outputs enabled, All outputs unloaded                                    |      |     |        |
| IDDPD  | Power Down Current                     | $V_{DD} = Max., \overline{PD} = LOW, \overline{NSOE} = LOW, \overline{PLL}_{EN} = HIGH$ | 0.5  | 3   | mA     |
| lodd   | Dynamic Vdd Power Supply               | VDD = Max., VDDQ = Max., CL = 0pF                                                       | 16   | 25  | μA/MHz |
|        | Current per Output                     |                                                                                         |      |     |        |
| Idddq  | Dynamic VDDQ Power Supply              | VDD = Max., VDDQ = Max., CL = 0pF                                                       | 22   | 30  | μA/MHz |
|        | Current per Output                     |                                                                                         |      |     |        |
| Ітот   | Total Power Vdd Supply Current(4)      | VDDQ = 1.8V., FVCO = 100MHz, CL = 15pF                                                  | 40   | 60  | mA     |
|        |                                        | VDDQ = 1.8V., FVCO = 250MHz, CL = 15pF                                                  | 70   | 105 |        |
| Ітото  | Total Power VDDQ Supply Current(4)     | VDDQ = 1.8V., Fvco = 100MHz, CL = 15pF                                                  | 55   | 85  | mA     |
|        |                                        | VDDQ = 1.8V., Fvco = 250MHz, CL = 15pF                                                  | 135  | 205 |        |

#### NOTES:

- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.
- 4. FS = HIGH.

# DIFFERENTIAL INPUT AC TEST CONDITIONS FOR 1.8V LVTTL

| Symbol | Parameter                                               | Value          | Units |
|--------|---------------------------------------------------------|----------------|-------|
| VDIF   | Input Signal Swing <sup>(1)</sup>                       | VDDI           | V     |
| Vx     | Differential Input Signal Crossing Point <sup>(2)</sup> | VDDI/2         | mV    |
| Vтні   | Input Timing Measurement Reference Level <sup>(3)</sup> | Crossing Point | V     |
| tr, tr | Input Signal Edge Rate <sup>(4)</sup>                   | 1.8            | V/ns  |

#### NOTES:

- 1. Vobi is the nominal 1.8V supply (1.8V ± 0.15V) of the part or source driving the input. A nominal 1.8V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. A nominal 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 1.8V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

### SINGLE-ENDED INPUT ACTEST CONDITIONS FOR 1.8V LVTTL

| Symbol | Parameter                                               | Value  | Units |
|--------|---------------------------------------------------------|--------|-------|
| ViH    | Input HIGH Voltage <sup>(1)</sup>                       | Vddi   | V     |
| VIL    | Input LOW Voltage                                       | 0      | V     |
| Vтні   | Input Timing Measurement Reference Level <sup>(2)</sup> | VDDI/2 | mV    |
| tr, tr | Input Signal Edge Rate <sup>(3)</sup>                   | 2      | V/ns  |

- 1. VDDI is the nominal 1.8V supply (1.8V  $\pm$  0.15V) of the part or source driving the input.
- 2. A nominal 900mV timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.
- 3. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

## AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

| Symbol         | Parameter                                                                 |                                                       |              | Тур.      | Max            | Unit |
|----------------|---------------------------------------------------------------------------|-------------------------------------------------------|--------------|-----------|----------------|------|
| FNOM           | VCO Frequency Range                                                       |                                                       |              | Frequency | Range Select T | able |
| trpw           | Reference Clock Pulse Width HIGH or LOW                                   |                                                       |              | -         | _              | ns   |
| <b>t</b> FPW   | Feedback Input Pulse Width HIGH or LOW                                    |                                                       | 1            |           | _              | ns   |
| tsk(B)         | Output Matched Pair Skew <sup>(1,2,4)</sup>                               |                                                       | _            |           | 50             | ps   |
| tsk(o)         | Output Skew (Rise-Rise, Fall-Fall, Nominal)                               |                                                       | _            |           | 100            | ps   |
| tsκ1(ω)        | Multiple Frequency Skew (Rise-Rise, Fall-Fa                               | all, Nominal-Divided, Divided-Divided)(1,3,4)         | _            |           | 100            | ps   |
| tsκ2(ω)        | Multiple Frequency Skew (Rise-Fall, Nomina                                | al-Divided, Divided-Divided) <sup>(1,3,4)</sup>       | _            |           | 400            | ps   |
| tsk1(INV)      | Inverting Skew (Nominal-Inverted) <sup>(1,3)</sup>                        |                                                       | _            | _         | 400            | ps   |
| tsk2(INV)      | Inverting Skew (Rise-Rise, Fall-Fall, Rise-Fa                             | all, Inverted-Divided) <sup>(1,3,4)</sup>             | _            | 1         | 400            | ps   |
| tsk(pr)        | Process Skew <sup>(1,3.5)</sup>                                           |                                                       | _            |           | 300            | ps   |
| t(φ)           | REF Input to FB Static Phase Offset <sup>(6)</sup>                        |                                                       | -100         | 1         | 100            | ps   |
| todcv          | Output Duty Cycle Variation from 50% <sup>(7)</sup>                       | HSTL / eHSTL / 1.8V LVTTL                             | -375         | 1         | 375            | ps   |
|                |                                                                           | 2.5V LVTTL                                            | -275         | 1         | 275            |      |
| torise         | Output Rise Time <sup>(8)</sup>                                           | HSTL / eHSTL / 1.8V LVTTL                             | _            | -         | 1.2            | ns   |
|                |                                                                           | 2.5V LVTTL                                            | _            | _         | 1              |      |
| <b>t</b> OFALL | Output Fall Time <sup>(8)</sup>                                           | HSTL / eHSTL / 1.8V LVTTL                             | _            | _         | 1.2            | ns   |
|                |                                                                           | 2.5V LVTTL                                            | _            | _         | 1              |      |
| t∟             | Power-up PLL Lock Time <sup>(9)</sup>                                     |                                                       | _            | _         | 1              | ms   |
| t∟(ω)          | PLL Lock Time After Input Frequency Chang                                 | le <sup>(9)</sup>                                     | _            | _         | 1              | ms   |
| tl(refsel1)    | PLL Lock Time After Change in REF_SEL (S                                  | 9,11)                                                 | _            | _         | 100            | μS   |
| tl(refsel2)    | PLL Lock Time After Change in REF_SEL (F                                  | REF1 and REF0 are different frequency) <sup>(9)</sup> | _            | _         | 1              | ms   |
| tL(PD)         | PLL Lock Time After Asserting PD Pin <sup>(9)</sup>                       |                                                       | _            | _         | 1              | ms   |
| tJIT(CC)       | Cycle-to-Cycle Output Jitter (peak-to-peak)(10)                           |                                                       | _            | 50        | 75             | ps   |
| tuit(per)      | Period Jitter (peak-to-peak) <sup>(10)</sup>                              |                                                       | _            | _         | 75             | ps   |
| tjit(HP)       | Half Period Jitter (peak-to-peak, QFB/QFB only)(10, 12)                   |                                                       | _            |           | 125            | ps   |
| tuit(duty)     | Duty Cycle Jitter (peak-to-peak) <sup>(10)</sup>                          |                                                       |              |           | 100            | ps   |
| Vox            | HSTL and eHSTL Differential True and Comp<br>QFB/QFB only <sup>(12)</sup> | olementary Output Crossing Voltage Level              | VDDQ/2 - 150 | VDDQ/2    | VDDQ/2 + 150   | mV   |


- 1. Skew is the time between the earliest and latest output transition among all outputs when all outputs are loaded with the specified load.
- 2. tsk(B) is the skew between a pair of outputs (nQ0 and nQ1) when all outputs are selected as the same class.
- 3. The measurement is made at VDDQ/2.
- 4. There are three classes of outputs: nominal (zero delay), inverted, and divided (divide-by-2 or divide-by-4 mode).
- 5. tsk(PR) is the output to corresponding output skew between any two devices operating under the same conditions (VDD and VDDO, ambient temperature, air flow, etc.).
- t(φ) is measured with REF and FB the same type of input, the same rise and fall times. For TxS/RxS = MID or HIGH, the measurement is taken from VTHI on REF to VTHI on FB. For TxS/RxS = LOW, the measurement is taken from the crosspoint of REF/REF to the crosspoint of FB/FB. All outputs are set to zero delay, FB input divider set to divide-by-one, and FS = HIGH.
- 7. topcv is measured with all outputs selected for zero delay.
- 8. Output rise and fall times are measured between 20% to 80% of the actual output voltage swing.
- 9. t., t.(ω), t.(REFSEL1), t.(REFSEL2), and t.(PD) are the times that are required before the synchronization is achieved. These specifications are valid only after VDD/VDDQ is stable and within the normal operating limits. These parameters are measured from the application of a new signal at REF or FB, or after PD is (re)asserted until t(φ) is within specified limits.
- 10. The jitter parameters are measured with all outputs selected for zero delay, FB input divider is set to divide-by-one, and FS = HIGH.
- 11. Both REF inputs must be the same frequency, but up to  $\pm 180^{\circ}$  out of phase.
- 12. For HSTL/eHSTL outputs only.

# AC DIFFERENTIAL INPUT SPECIFICATIONS(1)

| Symbol     | Parameter                                                                             | Min.     | Тур. | Max      | Unit |
|------------|---------------------------------------------------------------------------------------|----------|------|----------|------|
| t w        | Reference/Feedback Input Clock Pulse Width HIGH or LOW (HSTL/eHSTL outputs)(2)        | 1        | _    | _        | ns   |
|            | Reference/Feedback Input Clock Pulse Width HIGH or LOW (2.5V / 1.8V LVTTL outputs)(2) | 1        | _    |          |      |
| HSTL/eHSTL | /1.8V LVTTL/2.5V LVTTL                                                                |          |      |          |      |
| VDIF       | AC Differential Voltage <sup>(3)</sup>                                                | 400      | _    | -        | mV   |
| ViH        | AC Input HIGH(4,5)                                                                    | Vx + 200 | _    | ı        | mV   |
| VIL        | AC Input LOW <sup>(4,6)</sup>                                                         | _        | _    | Vx - 200 | mV   |
| LVEPECL    |                                                                                       |          |      |          |      |
| Vdif       | AC Differential Voltage <sup>(3)</sup>                                                | 400      | _    | _        | mV   |
| ViH        | AC Input HIGH <sup>(4)</sup>                                                          | 1275     | _    | _        | mV   |
| VIL        | AC Input LOW <sup>(4)</sup>                                                           | _        | _    | 875      | mV   |

- 1. For differential input mode, RxS is tied to GND.
- 2. Both differential input signals should not be driven to the same level simultaneously. The input will not change state until the inputs have crossed and the voltage range defined by VDIF has been met or exceeded.
- 3. Differential mode only. VDIF specifies the minimum input voltage (VTR VcP) required for switching where VTR is the "true" input level and VcP is the "complement" input level. The AC differential voltage must be achieved to guarantee switching to a new state.
- 4. For single-ended operation, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0]. Refer to each input interface's DC specification for the correct VREF[1:0] range.
- 5. Voltage required to switch to a logic HIGH, single-ended operation only.
- 6. Voltage required to switch to a logic LOW, single-ended operation only.


# AC TIMING DIAGRAM(1)



# NOTE:


1. The AC TIMING DIAGRAM applies to PE = VDD. For PE = GND, the negative edge of FB aligns with the negative edge of REF[1:0], divided outputs change on the negative edge of REF[1:0], and the positive edges of the divide-by-2 and divide-by-4 signals align.

# JITTER AND OFFSET TIMING WAVEFORMS



$$t_{jit(cc)} = \left| t_{cycle \ n} - t_{cycle \ n+1} \right|$$

Cycle-to-Cycle jitter




$$t_{(\emptyset)} = \frac{\sum_{1}^{n = N} t_{(\emptyset)n}}{N}$$

(N is a large number of samples)


Static Phase Offset

NOTE:

1. Diagram for PE = H and TxS/RxS = L.




Duty-Cycle Jitter



Period jitter

NOTE:

1. 1/fo = average period.




NOTE:

1. 1/fo = average period.

Half-Period jitter

# **TEST CIRCUITS AND CONDITIONS**




Test Circuit for Differential Input<sup>(1)</sup>

# DIFFERENTIAL INPUT TEST CONDITIONS

| Symbol | $V_{DD} = 2.5V \pm 0.2V$                                                                                                                                         | Unit |
|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| R1     | 100                                                                                                                                                              | Ω    |
| R2     | 100                                                                                                                                                              | Ω    |
| Vddi   | Vсм*2                                                                                                                                                            | V    |
| Vтні   | HSTL: Crossing of REF[1:0] and REF[1:0] eHSTL: Crossing of REF[1:0] and REF[1:0] LVEPECL: Crossing of REF[1:0] and REF[1:0] 1.8V LVTTL: VDDI/2 2.5V LVTTL: VDD/2 | V    |

#### NOTE


This input configuration is used for all input interfaces. For single-ended testing, the REF[1:0] must be left floating. For testing single-ended in differential input mode, the Vin should be floating.



Test Circuit for Outputs

# **OUTPUT TEST CONDITIONS**

| Symbol | $V_{DD} = 2.5V \pm 0.2V$   | Unit   |
|--------|----------------------------|--------|
|        | VDDQ = Interface Specified |        |
| CL     | 15                         | pF     |
| R1     | 100                        | Ω      |
| R2     | 100                        | Ω      |
| Vтно   | VDDQ/2                     | V      |
| SW1    | TxS = MID or HIGH          | Open   |
|        | TxS = LOW                  | Closed |




Test Circuit for Differential Feedback

# DIFFERENTIAL FEEDBACK TEST CONDITIONS

| Symbol | $V_{DD} = 2.5V \pm 0.2V$       | Unit   |
|--------|--------------------------------|--------|
|        | VDDQ = Interface Specified     |        |
| CL     | 15                             | pF     |
| R1     | 100                            | Ω      |
| R2     | 100                            | Ω      |
| Vox    | HSTL: Crossing of QFB and QFB  | V      |
|        | eHSTL: Crossing of QFB and QFB |        |
| Vтно   | 1.8V LVTTL: VDDQ/2             | V      |
|        | 2.5V LVTTL: VDDQ/2             |        |
| SW1    | TxS = MID or HIGH              | Open   |
|        | TxS = LOW                      | Closed |

# ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com for Tech Support: logichelp@idt.com (408) 654-6459