

3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER

FEATURES:

- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- · Distributes one clock input to one bank of ten outputs
- · Output enable bank control
- External feedback (FBIN) pin is used to synchronize the outputs to the clock input signal
- · No external RC network required for PLL loop stability
- Operates at 3.3V VDD
- tpd Phase Error at 133MHz: < ±150ps
- Jitter (peak-to-peak) at 133MHz: < ±75ps @ 133MHz
- Spread Spectrum Compatible
- Operating frequency 25MHz to 140MHz
- Available in 24-Pin TSSOP package

APPLICATIONS:

- SDRAM Modules
- PC Motherboards
- Workstations

DESCRIPTION:

The CSP2510C is a high performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CSP2510C operates at 3.3V.


One bank of ten outputs provide low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. The outputs can be enabled or disabled via the control G input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CSP2510C does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CSP2510C requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for the test purposes by strapping AVDD to ground.

The CSP2510C is specified for operation from 0° C to +85°C. This device is also available (on special order) in Industrial temperature range (-40°C to +85°C). See ordering information for details.

FUNCTIONAL BLOCK DIAGRAM




1

The IDT logo is a registered trademark of Integrated Device Technology, Inc. 0°C TO 85°C TEMPERATURE RANGE

OCTOBER 2000

0°C TO 85°C TEMPERATURE RANGE

PIN CONFIGURATION



TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Max	Unit
Vdd	Supply Voltage Range	-0.5 to +4.6	V
VI ⁽¹⁾	Input Voltage Range	-0.5 to +6.5	V
Vo ^(1,2)	Voltage range applied to any	-0.5 to VDD + 0.5	V
	output in the high or low state		
Ік	Input clamp current	-50	mA
(VI <0)			
Іок	Terminal Voltage with Respect	±50	mA
(Vo <0 or	to GND (inputs VIH 2.5, VIL 2.5)		
Vo > Vdd)			
lo	Continuous Output Current	±50	mA
(VO = 0 to VDD)			
VDD or GND	Continuous Current	±100	mA
TSTG	Storage Temperature Range	-65 to +150	°C
Tj	Junction Temperature	+150	°C

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

CAPACITANCE

Parameter	Description	Min.	Тур.	Max.	Unit
CIN	Input Capacitance		5		рF
	VI = VDD or GND				
Co	Output Capacitance	—	6	—	pF
	Vo = VDD or GND				
CL	Load Capacitance		30		pF

NOTE:

1. Unused inputs must be held HIGH or LOW to prevent them from floating.

RECOMMENDED OPERATING CONDITIONS

[Symbol	Description	Min.	Max.	Unit
	Vdd, AVdd	Power Supply Voltage	3	3.6	V
	TA	Operating Free-Air Temperature	0	+85	°C

PIN DESCRIPTION

Terminal								
Name	No.	Туре	Description					
CLK	24	Ι	Clock input. CLK provides the clock signal to be distributed by the CSP2510C clock driver. CLK is used to provide the reference signal					
			to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase					
			k. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback					
			signal to its reference signal.					
FBIN	13	Ι	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The					
			integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.					
G	11	Ι	Output bank enable. G is the output enable for outputs Y(0:9). When G is low, outputs Y(0:9) are disabled to a logic-low state. When G is low outputs Y(0:9) are disabled to a logic-low state. When G is low outputs Y(0:9) are disabled to a logic-low state. When G is low outputs Y(0:9) are disabled to a logic-low state. When G is low outputs Y(0:9) are disabled to a logic-low state. When G is low outputs Y(0:9) are disabled to a logic-low state. When G is low outputs Y(0:9) are disabled to a logic-low state. When G is low outputs Y(0:9) are disabled to a logic-low state. When G is low outputs Y(0:9) are disabled to a logic-low state. When G is low outputs Y(0:9) are disabled to a logic-low state. When G is low outputs Y(0:9) are disabled to a logic low state. When G is low outputs Y(0:9) are disabled to a logic low state. When G is low outputs Y(0:9) are disabled to a logic low state. When G is low outputs Y(0:9) are disabled to a logic low state. When G is low outputs Y(0:9) are disabled to a logic low state. When G is low outputs Y(0:9) are disabled to a logic low state. When G is low outputs Y(0:9) are disabled to a logic low state. When G is low outputs Y(0:9) are disabled to a logic low state. When G is low outputs Y(0:9) are disabled to a logic low state. When G is low outputs Y(0:9) are disabled to a logic low output state. When G is low output state is low					
			G is high, all outputs Y(0:9) are enabled and switch at the same frequency as CLK.					
FBOUT	12	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to					
			FBIN, FBOUT completes the feedback loop of the PLL.					
Y (0:9)	3, 4, 5, 8, 9,	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank Y(0:9) is enabled via the G input. These outputs can be a constructed output to the G input. These outputs can be a constructed output to the G input to the					
	15, 16, 17,		disabled to a logic-low state by de-asserting the G control input.					
	20,21							
AVdd	23	Power	Analog power supply. AVDD provides the power reference for the analog circuitry. In addition, AVDD can be used to bypass the PLL					
			for test purposes. When AV dd is strapped to ground, PLL is by passed and CLK is buffered directly to the device outputs.					
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.					
Vdd	2, 10, 14, 22	Power	Power supply					
GND	6, 7, 18, 19	Ground	Ground					

Inputs		Outputs		
G	CLK	Y (0:9) FBOUT		
L	L	L	L	
L	Н	L	Н	
Н	Н	Н	Н	
Н	L	L	L	
Н	running	running	running	

STATIC FUNCTION TABLE (AVDD=0V) DYNAMIC FUNCTION TABLE (AVDD=3.3V)

Inputs		Outputs		
G	CLK	Y (0:9)	FBOUT	
Х	L	L	L	
L	running	L	running in	
			phase with CLK	
L	Н	L	Н	
Н	running	runningin	running in	
		phase with CLK	phase with CLK	
Н	Н	Н	Н	

DC ELECTRICAL CHARACTERISTICS OVER OPERATING FREE-AIR TEMPERA-TURE RANGE⁽¹⁾

Symbol	Description	Test Conditions	Vdd	Min.	Тур. ⁽²⁾	Max.	Unit
Vik	Input Clamp Voltage	lı = -18mA	3V	—		-1.2	V
Vih	Input HIGH Level		—	2	—	—	V
VIL	Input LOW Level		_			0.8	V
		Іон = -100μА	Min. to Max.	Vdd-0.2			
Vон	HIGH Level Output Voltage	Iон = -12mA	3V	2.1	—	—	V
		Юн = -6mA	3V	2.4			
		IoL = 100μA	Min. to Max.			0.2	
Vol	LOW Level Output Voltage	IOL = 12mA	3V	—	—	0.8	V
		IOL = 6mA	3V			0.55	
li	InputCurrent	VI = VDD or GND	3.6V	—	—	±5	μA
ldd	Supply Current	VI = VDD or GND, AVDD = GND,	3.6V	—		10	μA
		Io = 0, Outputs: LOW or HIGH					
Δ IDD	Change in Supply Current	One input at VDD - 0.6V, other inputs at VDD or GND	3.3V to 3.6V			500	μA
Cpd	Power Dissipation Capacitance		3.6V		10	14	pF
IDDA ⁽³⁾	AVDD Power Supply Current		AVDD = 3.3V		10		mA

NOTES:

1. For Industrial devices, operating free-air temperature = -40°C to +85°C.

2. For conditions shown as Min. or Max., use the appropriate value specified under recommended operating conditions.

3. For IDD of AVDD, see TYPICAL CHARACTERISTICS.

TIMING REQUIREMENTS OVER OPERATING RANGE OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE⁽¹⁾

		Min.	Max.	Unit
fCLOCK	Clock frequency	25	140	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time ⁽²⁾		1	ms

NOTES:

1. For Industrial devices, operating free-air temperature = -40°C to +85°C.

Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, $CL = 30 pF^{(1)}$

			$VDD = 3.3V \pm 0.3V$			
Parameter (2)	From (Input)	To (Output)	Min.	Тур.	Max.	Unit
tPHASE error	100MHz < CLK↑ < 133MHz	FBIN↑	-150		150	ps
tPHASE error – jitter ⁽³⁾	CLK↑ = 133MHz	FBIN↑	-50		50	ps
tSK(o) ⁽⁴⁾	Any Y (133MHz)	Any Y			150	ps
Jitter (cycle-cycle)	CLK = 133MHz	Any Y or FBOUT	-75		75	ps
(peak-to-peak)						
Duty cycle reference (5)	CLK = 133MHz	Any Y or FBOUT	45		55	%
ſR		Any Y or FBOUT	0.8		2.1	ns
tF		Any Y or FBOUT	0.8		2.7	ns

NOTES:

1. For Industrial devices, operating free-air temperature = -40°C to +85°C. See PARAMETER MEASUREMENT INFORMATION.


2. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.


3. Phase error does not include jitter.


4. The tsk(0) specification is only valid for equal loading of all outputs.

5. See TYPICAL CHARACTERISTICS.

PARAMETER MEASUREMENT INFORMATION⁽¹⁾








Phase ERROR and Skew Calculations (3,4)

NOTES:

- 1. All inputs pulses are supplied by generators having the following characteristics: $Prr \le 100MHz$ Zo = 50 Ω , tr \le 1.2 ns, tr \le 1.2 ns.
- 2. CL includes probe and jig capacitance.
- 3. The outputs are measured one at a time with one transition per measurement.
- 4. Phase error measurements require equal loading at outputs Y and Fbout. CF = CL CFBIN CPCBTRACE; CFBIN \cong 6pF.


TYPICAL CHARACTERISTICS



AV_{DD} and V_{DD} = 3.3V Ta = 25C


Phase Error vs Clock Frequency

Clock Frequency (MHz)




Analog Supply Current vs. Clock Frequency AVDD and VDD = 3.3V Ta = 25C


TYPICAL CHARACTERISTICS (CONT.)



Jitter vs Clock Frequency Avcc and Vcc = 3.3V Ta = 25C



ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com for Tech Support: logichelp@idt.com (408) 654-6459