

SPICE Device Model Si1970DH Vishay Siliconix

Dual N-Channel 30-V (D-S) MOSFET

CHARACTERISTICS

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS

- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range

intended as an exact physical interpretation of the device.

 Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

A novel gate-to-drain feedback capacitance network is used to model


the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized


to provide a best fit to the measured electrical data and are not

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125° C temperature ranges under the pulsed 0-V to 4.5-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

SUBCIRCUIT MODEL SCHEMATIC





This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 74354 S-62325—Rev. A, 27-Nov-06




SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	V _{GS(th)}	V_{DS} = V_{GS} , I_D = 250 μ A	1.3		V
On-State Drain Current ^a	I _{D(on)}	V_{DS} < 5 V, V_{GS} = 4.5 V	104		А
Drain-Source On-State Resistance ^a	۲ _{DS(on)}	V_{GS} = 4.5 V, I_{D} = 1.2 A	0.191	0.185	Ω
		V_{GS} = 2.5 V, I _D = 0.29 A	0.291	0.285	
Forward Transconductance ^a	g _{fs}	V_{DS} = 15 V, I_{D} = 1.2 A	2.6	2.5	S
Forward Voltage ^a	V _{SD}	I _S = 1.1 A	0.71	0.85	V
Dynamic ^b					
Input Capacitance	C _{iss}	V_{DS} = 15 V, V_{GS} = 0 V, f = 1 MHz	112	95	pF
Output Capacitance	C _{oss}		17	17	
Reverse Transfer Capacitance	C _{rss}		7.5	9	
Total Gate Charge	Qg	V_{DS} = 15 V, V_{GS} = 10 V, I_{D} = 1.4 A	1.8	2.5	nC
		V_{DS} = 15 V, V_{GS} = 4.5 V, I_{D} = 1.4 A	0.90	1.15	
Gate-Source Charge	Q _{gs}		0.40	0.40	
Gate-Drain Charge	Q _{gd}		0.30	0.30	

Notes

a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2%. b. Guaranteed by design, not subject to production testing.



SPICE Device Model Si1970DH Vishay Siliconix



Note: Dots and squares represent measured data.

Document Number: 74354 S-62325—Rev. A, 27-Nov-06