

# SPICE Device Model Si1058X Vishay Siliconix

## N-Channel 20-V (D-S) MOSFET

#### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- · Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0-V to 4.5-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{\rm gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 74200 \$-62686—Rev. A, 01-Jan-07

# **SPICE Device Model Si1058X**

# **Vishay Siliconix**




SPECIFICATIONS (T <sub>J</sub> = 25°C UI	NLESS OTHERN	WISE NOTED)			
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static			•		-
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.1		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = 5 V, V <sub>GS</sub> = 4.5 V	34		А
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 1.3 A	0.079	0.076	Ω
		$V_{GS}$ = 2.5 V, $I_{D}$ = 1.1 A	0.115	0.103	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	$V_{DS} = 10 \text{ V}, I_{D} = 1.3 \text{A}$	4.7	5.5	S
Forward Voltage <sup>a</sup>	$V_{SD}$	I <sub>S</sub> = 1 A	0.71	0.80	V
Dynamic <sup>b</sup>					-
Input Capacitance	$C_{iss}$	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1 MHz	471	380	pF
Output Capacitance	C <sub>oss</sub>		65	75	
Reverse Transfer Capacitance	C <sub>rss</sub>		30	45	
Total Gate Charge	Qg	$V_{DS}$ = 10 V, $V_{GS}$ = 5 V, $I_{D}$ = 1.3 A	3.4	3.9	nC
		V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 1.3 A	3.1	3.51	
Gate-Source Charge	Q <sub>gs</sub>		0.82	0.82	
Gate-Drain Charge	$Q_{gd}$		0.61	0.61	


a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2%.
b. Guaranteed by design, not subject to production testing.





# SPICE Device Model Si1058X Vishay Siliconix


### COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data