

Data Sheet August 1999 File Number 2293.4

25A, 100V, 0.150 Ohm, P-Channel Power MOSFET

This advanced power MOSFET is designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. It is a P-Channel enhancement mode silicon-gate power field effect transistor designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

The P-Channel IRFP9150 is an approximate electrical complement to the N-channel IRFP150.

Formerly developmental type TA49230.

Ordering Information


PART NUMBER	PACKAGE	BRAND
IRFP9150	TO-247	IRFP9150

NOTE: When ordering, use the entire part number.

Features


- 25A, 100V
- $r_{DS(ON)} = 0.150\Omega$
- Single Pulse Avalanche Energy Rated
- · SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance

Symbol



Packaging

JEDEC STYLE TO-247



IRFP9150

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	IRFP9150	UNITS
Drain to Source Voltage (Note 1)	-100	V
Drain to Gate Voltage ($R_{GS} = 10k\Omega$) (Note 1)	-100	V
Continuous Drain Current	-25	Α
T_{C} =100°C	-18	Α
Pulsed Drain Current	-100	Α
Gate to Source VoltageV _{GS}	±20	V
Maximum Power Dissipation	150	W
Linear Derating Factor	1.2	W/oC
Single Pulse Avalanche Energy Rating (Note 3)	1300	mJ
Operating and Storage Temperature	-55 to 150	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	°C
Package Body for 10s, See Techbrief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$

$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{C} = 25^{o}\text{C, Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST CON	DITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = -250μA (Figure 10)		1	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$		-2.0	-	-4.0	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Rated BV _{DSS} , V _{GS} = 0V		-	-	25	μΑ
		V _{DS} = 0.8 x Rated BV _{DSS} ,	$V_{GS} = 0V, T_{C} = 125^{\circ}C$	-	-	250	μΑ
On-State Drain Current (Note 2)	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times I_{DS(ON)MAX}, V_{GS} = 10V$		-25	-	-	Α
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 20V$		-	-	±100	nA
Drain to Source On Resistance (Note 2)	r _{DS(ON)}	V _{GS} = -10V, I _D = -10A (Figu	ure 8, 9)	-	0.090	0.150	Ω
Forward Transconductance (Note 2)	9fs	$V_{DS} \le -10V$, $I_{D} = -12.5A$ (Fig.	gure 12)	4	10	-	S
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = \text{-}50\text{V}, \text{ I}_{D} \approx \text{-}25\text{A}, \text{ R}_{G} = 6.8\Omega, \text{ R}_{L} = 2\Omega$ (Figures 17 and 18) MOSFET switching times are es-		-	16	24	ns
Rise Time	t _r			-	110	160	ns
Turn-Off Delay Time	t _{d(OFF)}	sentially independent of ope	erating temperature).	-	65	100	ns
Fall Time	t _f	_		-	46	70	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q _{g(TOT)}	V_{GS} = -10V, I_{D} = -25A, V_{DS} = 0.8 x Rated BV _{DSS} $I_{g(REF)}$ = -1.5mA (Figures 14, 19, 20) (Gate Charge is Essentially Independent Of Operating Temperature)		-	82	120	nC
Gate to Source Charge	Q _{gs}			-	14	-	nC
Gate to Drain "Miller" Charge	Q _{gd}			-	42	-	nC
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = -25V, f = 1.0MHz (Figure 11)		-	2400	-	pF
Output Capacitance	Coss			-	850	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	400	-	pF
Internal Drain Inductance	L _D	Measured From the Drain Lead, 6mm (0.25in) From the Package to the Center of the Die	Modified MOSFET Symbol Showing the In- ternal Device Induc- tances	-	5.0	-	nH
Internal Source Inductance	L _S	Measured From the Source Pin, 6mm (0.25in) From Header to the Source Bonding Pad	G G G LS	-	13	-	nH
Thermal Resistance Junction to Case	$R_{\theta JC}$			-	-	0.83	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	Free Air Operation		-	-	30	0C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		TYP	MAX	UNITS
Continuous Source to Drain Current	I _{SD}	Modified MOSFET Symbol	-	-	-25	А
Pulse Source to Drain Current (Note 3)	ISDM	Showing the Integral Reverse P-N Junction Diode	-	-	-100	A
Source to Drain Diode Voltage (Note 2)	V _{SD}	$T_J = 25^{\circ}C$, $I_{SD} = -25A$, $V_{GS} = 0V$ (Figure 13)		-0.9	-1.5	V
Reverse Recovery Time	t _{rr}	$T_J = 25^{\circ}C$, $I_{SD} = -25A$, $dI_{SD}/dt = 100A/\mu s$		150	300	ns
Reverse Recovered Charge	Q _{RR}	$T_J = 25^{\circ}C$, $I_{SD} = -25A$, $dI_{SD}/dt = 100A/\mu s$		0.7	1.5	μC

NOTES:

- 2. Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.
- 3. Repetitive Rating: Pulse width limited by Maximum junction temperature. See Transient Thermal Impedance curve (Figure 3
- 4. $V_{DD} = 25V$, start $T_J = 25^{\circ}C$, L = 3.2mH, $R_G = 25\Omega$, peak $I_{AS} = 25A$ (Figures 15, 16).

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 6. SATURATION CHARACTERISTICS




FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 5. OUTPUT CHARACTERISTICS




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

4-66

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

FAX: (407) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029

4-69

intersil