

Eight-Channel Programmable DC-DC Power Managers with Battery Charger

FEATURES & APPLICATIONS

- Digital programming of all major parameters via I²C interface and non-volatile memory
 - Output voltage setpoint/margining
 - Sequencing & digital soft start
 - o Enable/Disable outputs independently
 - o Input/Output UV/OV voltage thresholds
 - PWM/PFM mode
- · Eight programmable regulator channels
 - Three synchronous step-down (Buck) with internal PFETs
 - One configurable step-up (Boost) or synchronous stepdown (Buck)
 - o Two step-up (Boost)
 - One configurable step-up (Boost) or inverting stepup/down (Buck-Boost)
 - One adjustable output voltage LDO
- Programmable Linear Li-Ion Battery Charger
 - Precharge/fast charge/termination current
 - Fast Charge voltage threshold
 - Float Voltage
- +2.7V to +6.0V Input Range (Higher system voltages supported)
- Built-in current limiting, UV/OV, and thermal protection
- Highly accurate reference and output voltage (<1.5%)
- 1MHz PWM frequency and automatic power-saving PFM mode
- 96 bytes of user configurable nonvolatile memory

Applications

- Portable Media Players
- · Digital camcorders/still cameras
- Smart PDA/Camera phones
- Handheld GPS/PDAs
- Portable Equipment

INTRODUCTION

The SMB122 and SMB122X are highly integrated and flexible eight-channel power managers designed for use in a wide range of portable applications. The built-in digital programmability allows system designers to custom tailor the device to suit almost any multi-channel power supply application from digital camcorders to mobile phones.

The SMB122 and SMB122X integrate all the essential blocks required to implement a complete eight-channel power subsystem including three synchronous step-down "Buck" converters, one configurable step-up "Boost" or step-down synchronous "Buck" converter, two step-up (Boost) converters, one configurable step-up "Boost" or inverting step-up/down "Buck-Boost" converter, one linear regulator (LDO) and a fully programmable Li-lon battery charger.

Additionally sophisticated power control/monitoring functions required by complex systems are built-in. These include digitally programmable output voltage setpoint, power-up/down sequencing, enable/disable, margining, dynamic voltage management, and UV/OV input/output monitoring on all channels. By incorporating a second ENABLE input and 7-level dynamic voltage control, the SMB122X is ideal for powering systems based on Xscale TM and other similar processors.

The integration of features and built-in flexibility of the SMB122 and SMB122X allows the system designer to create a "platform solution" that can be easily modified via software without major hardware changes. Combined with the re-programmability of the SMB122 and SMB122X, this facilitates rapid design cycles and proliferation from a base design to futures generations of product.

The SMB122 and SMB122X are suited to battery-powered applications with an input range of +2.7V to +6.0V and provide a very accurate voltage regulation (<1.5%, typical). Communication is accomplished via the industry standard $\rm l^2C$ bus. All user-programmed settings are stored in non-volatile EEPROM of which 96 bytes may be used for general-purpose memory applications. The commercial operating temperature range is 0C to +70C, the industrial operating range is - 40C to +85C, and the available package is a 64-pad 9mm x 9mm QFN.

SIMPLIFIED APPLICATIONS DRAWING




Figure 1 – Applications block diagram featuring the SMB122/X eight-channel, programmable DC/DC converters. This integrated power supply and battery manager provides precision regulation, monitoring, cascade sequencing, output margining and battery charging.



GENERAL DESCRIPTION

The SMB122 and SMB122X are fully-programmable power supply and battery managers that regulate, sequence, monitor, and margin, an entire power subsystem while controlling the charging of a lithium-ion battery pack. They have 8 voltage outputs, consisting of: three synchronous PWM "Buck" step-down converters, one configurable PWM "Boost or Buck" converter, two "Boost" step-up converters, one configurable PWM "Boost" step-up or inverting "Buck-Boost" converter, one Low Dropout (LDO) linear regulator, and a fully programmable Li-lon battery charger.

The SMB122 and SMB122X regulate each of the eight output channels to an accuracy of $\pm 1.5\%$ (typical). The output is individually programmed and can be reprogrammed via the I²C interface. In addition, several sophisticated power management functions are built-in. The SMB122 and SMB122X are capable of power-on/off cascade sequencing where each channel can be assigned one of eight sequence positions. Supplies may also be individually powered on/off through an I²C command or by assertion of one or two (for SMB122X) general purpose enable pins. Cascade sequencing, unlike time based sequencing, uses feedback to ensure that each output is valid before the next channel is enabled.

Each output voltage and the battery are monitored for under-voltage and over-voltage conditions, using a comparator based scheme. In the event of a fault, all supplies may be sequenced down or immediately disabled. Multiple output status pins are provided to notify host processors or other supervisory circuits of system faults.

The SMB122 and SMB122X feature an Under-voltage Lockout (UVLO) circuit to ensure the IC will not power up until the battery voltage has reached a safe operating voltage. The UVLO function exhibits hysteresis, ensuring that noise on the supply rail does not inadvertently cause faults on the internally regulated supply.

In the event of a system fault, all monitored supplies may trigger fault actions such as power-off, or force-shutdown operations. Each output on the SMB122 and SMB122X may also be turned off individually at any point through an I²C command or by a programmable enable pin.

When used in portable applications, the SMB122 and SMB122X are powered from the main system battery. This input is continuously monitored for under-voltage conditions.

There are two under-voltage settings for this supply; both are user programmable and have a corresponding status pin. When the first threshold level is reached, the POWER_FAIL pin is asserted and latched. When the second threshold level is reached on the main supply, the nBATT FAULT pin is asserted.

The SMB122 and SMB122X are equipped with three synchronous Buck outputs and one "Buck-or-Boost" output that use a 1000kHz oscillator frequency. The feedback circuitry on each step-down channel is simplified by an internal programmable resistor divider (Buck-or-Boost uses external resistor divider).

The SMB122 and SMB122X are equipped with two Boost outputs and an inverting Buck-Boost output. Each Boost output uses a 1000kHz oscillator, and an asynchronous topology reducing the necessity for an additional external MOSFET driver. All Boost outputs use an external p-channel sequencing MOSFET to isolate load from the battery when not needed.

A Low Dropout (LDO) linear regulator with an adjustable 1.5V to 3.75V output provides a small dropout voltage and ripple free supply that is optimal for "always on" microcontrollers. The LDO has a separate input supply pin.

The SMB122 and SMB122X provide margining control over all of their output voltages. Through an $\rm I^2C$ command, all outputs can be margined by up to $\pm 10\%$ of the nominal output voltage. The SMB122X also offers the ability to dynamically change output voltage level (7 steps) for two of its channels. In addition, each output is slew rate limited by soft-start circuitry that is user programmable and requires no external capacitors.

All programmable settings on the SMB122 and SMB122X are stored in non-volatile registers and are easily accessed and modified over an industry standard I²C serial bus. For fastest possible production times Summit offers an evaluation card and a Graphical User Interface (GUI).

Summit Microelectronics, Inc 3.0 10/8/2008 2



TYPICAL APPLICATION




Figure 2 – Typical application schematic of the SMB122/SMB122X (QFN-64) showing external circuitry necessary to configure the output channels as: step-up, LDO, step-down, inverting and battery charger.



TYPICAL APPLICATION

+2.7 to +6.0V




Figure 3 – Typical application schematic of the SMB122/122X (QFN-64) showing external circuitry necessary to configure the output channels as: step-up, LDO, step-down, LED driver and battery charger.



PIN DESC	RIPTIONS		
Pin Number	Pin Name	Pin Type	Pin Description
1	DGND	Ground	Digital Ground. Connect to isolated PCB ground
2	AGND	Ground	Analog Ground. Connect to isolated PCB ground
3	PWR_EN	Input	Enable input. PWR_EN is programmable to activate one or more channels. This pin can be programmed to latch and act as a debounced, manual push button input. Active high when level triggered, active low when used as a push- button input. A Software power-off command overrides this pin.
4	VREF_OUT	Output	Inverting Buck-Boost level-shifting reference
5	COMP0	Input	Inverting Buck-Boost Compensation. Connect to R/C compensation network
6	FB0	Input	Inverting Buck-Boost Feedback. Connect to output resistor divider
7	DRVH0	Output	Inverting Buck-Boost High-side FET drive. Connect to PFET gate
8	DRVL4	Output	Buck or Boost converter low-side drive. Connect to NFET gate
9	DRVH4	Output	Buck converter high-side drive. Connect to PFET gate (for Buck only)
10	VIN4	Power	Channel 4 power. Connect to +2.7V to +6.0V to supply internal FET drivers
11	COMPA4	Input	Channel 4 Buck or Boost outputs error amplifier input. Connect this node to the type three R/C compensation network
12, 32, 46	PCHSEQ[4,1,2]	Output	P-Channel MOSFET sequencing pin. Connect to PFET gate for Boost channel on/off and sequencing. Internally connected to a 100uA current sink to pull PFET gate resistor from VDD to ground to enable sequencing. Must be tied to ground when unused.
13	COMPB4	Input	Channel 4 Buck or Boost outputs error amplifier output. Connect this node to the type three R/C compensation network.
14	HEALTHY	Output	Output Monitor. Open drain active-high output asserts when all output channels are within UV/OV limits (ignoring disabled outputs)
15	POWER_FAIL	Output	Battery/Input Monitor. Detects low input voltage. Latched open-drain active high output. Associated threshold must be set higher than nBATT_FAULT threshold.
26, 16, 59	COMP[7:5]	Input	Buck converter compensation pin. Connect to type 2 R/C compensation network
25, 17, 58	FB[7:5]	Input	Buck converter feedback pin. Connect directly to output
24, 18, 53	SW[7:5]	Input/Output	Buck converter switch pin. Connect to drains of NFET
23, 19, 54	VIN[7:5]	Power	Buck Converter Power. Connect to +2.7V to +6.0V to supply internal PFET
22, 20, 55	DRVL[7:5]	Output	Buck converter low-side drive. Connect to NFET gate
	NC	NC	SMB122: Not connected
21	SYS_EN	Input	SMB122X: Enable input. The SYS_EN pin is an active high programmable input used to enable (disable) selected supplies. When unused this pin should be tied to a solid logic level.
27	DCIN	Output	DC Input Valid. Active high open drain indicates presence of DC input voltage (docking) with programmable threshold
28	BSTAT	Output	Battery Charger Status Output – Open Drain output asserts low when battery is charging and releases when charging is terminated/interrupted. Can be configured to blink while charging. When configured to blink, it will blink once every second while precharging and twice per second while fast and taper charging.



	RIPTIONS (Co	ntinued)	
Pin Number	Pin Name	Pin Type	Pin Description
29	DOCK_DC	Power	Docking Connector Detector. DOCK_DC detects presence of external DC input and asserts DCIN pin. Provides power to the chip when greater than VBATT. Voltage on this pin must be greater than DOCK_DC trip point (programmable) for battery charging to be initiated. When voltage is present on DOCK_DC pin the SHDN pin is bypassed.
30	nBATT_FAULT	Output	Battery/Input Monitor. nBATT_FAULT detects low input voltage. Open-drain active low output. Associated threshold must be set lower than POWER_FAIL threshold.
31	nRESET	Output	Reset Output. Releases with programmable delay after all selected outputs are valid (see UV/OV trip points). Open-drain active low output
33	VDD_CAP	Power	VDD Bypass. Connect to VDD bypass capacitor with 10uF capacitor.
34	VDDP	Power	Power Input for the Boost and Buck-Boost Converters. Connect to +2.7V to +6.0V voltage source. Must be at same voltage as source of PFET for the Boost converters.
35	VBATT	Power	Power Input for Controller. Connect to +2.7V to +6.0V voltage source . Bypass with a 0.1uF ceramic capacitor close to the pin.
36, 45	COMP[1:2]	Input	Boost converter compensation pin. Connect to R/C compensation network
37, 43	CSH[1:2]	Input	Boost converter current sense high. Connect to high side of sense resistor
38, 44	CSL[1:2]	Input	Boost converter current sense low. Connect to low side of sense resistor
39, 42	FB[1:2]	Input	Boost converter feedback pin. Connect to external resistor divider
40, 41	DRVL[1:2]	Output	Boost converter low-side drive. Connect to NFET gate
47	BFETDRV	Output	Battery Charger FET Drive. Connects to gate of a PFET to control battery charging current
48	BSENSE	Input	Battery Voltage Sense. Connect directly to positive terminal of battery
49	TSENSE	Input	Battery Temperature Sense – Connect to "Temp" terminal of battery pack. This pin injects a programmable current into the NTC thermistor internal to the battery pack and measures the resulting current to detect temperatures. Place a 24.9K resistor, for 10K NTC, from this node to ground. Temperature levels are designed for a NTC thermistor with a Beta of 4400.
50	BCSH	Input	Charge Current Sense. Connect to high-side of charge current sense resistor
51	LDOIN3	Power	LDO Power Input. Connect to +2.7V to +6.0V to supply internal LDO
52	LDOOUT3	Input/Output	LDO Output/Feedback
56	BNPNDRV	Output	Leave floating.
57	BCSL	Input	Charge Current Sense resistor. Connect to low side of charge current sense resistor. Do not attach to battery node at any other point.
60	SHDN	Input	Shutdown. Active high, disables all functions of the SMB122 for low power operation. When low the SMB122 is in low current mode. When voltage is present on the DOCK_DC input the part will exit shutdown state.




SMB122/SMB122X

PIN DESC	PIN DESCRIPTIONS (Continued)						
61	SDA	Input/Output	I ² C Data				
62	SCL	Input	I ² C Clock				
63	nALERT	Output	Fault Interrupt. Latched, open drain active low output. Flag for all fault conditions (multiplexed)				
64	SYNC	Input	Oscillator Synchronization. Used for synchronization with external clock (range: 500kHz to 1MHz). Please contact Summit Microelectronics for more information.				
PAD	DRVGND	Ground	Power Ground. Internally connect to under package pad. Connect to isolated PCB ground plane/flood				



PACKAGE AND PIN DESCRIPTION

SMB122 64-pin QFN Top view





ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias	55°C to 125°C
Storage Temperature	65°C to 150°C
Terminal Voltage with Respect	to GND:
VBATT	0.3V to +6.5V
VIN[7:5], LDOIN3	0.3V to +6.5V
All Others	0.3V to +6.5V
Output Short Circuit Current	
Lead Solder Temperature (10 s)	300°C
Junction Temperature	150°C
ESD Rating per JEDEC	2000V
Latch-Up testing per JEDEC	±100mA

RECOMMENDED OPERATING CO	ONDITIONS
Commercial Temperature Range	0°C to +70°C
Industrial Temperature Range	40°C to +85°C
VBATT	+2.7V to +6.0V
VIN[7:5], LDOIN3	+2.7V to +6.0V
DOCK_DC	+4.5V to +6.0V
64-lead 9x9 QFN Package Thermal F	
Die paddle not attached to PCB	41.9°C/W
Die paddle attached to PCB	27.4°C/W
Moisture Classification Level 3 (MSL	3) per J-STD- 020
RELIABILITY CHARACTERISTICS	
Data Retention	100 Years
Endurance	100,000 Cycles

Note - The device is not guaranteed to function outside its operating rating. Stresses listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions outside those listed in the operational sections of the specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. Devices are ESD sensitive. Handling precautions are recommended.

	DC OPERATING CHARACTERISTICS (Over commercial operating conditions, unless otherwise noted. All voltages are relative to GND.)							
Symbol	Parameter	Notes	es are rei	Typ	Max	Unit		
General						ı		
V_{BATT}	Input supply voltage		+2.7		+6.0	V		
VIN[7:5], LDOIN3	Regulator power supply voltage		+2.7		+6.0	V		
V_{UVLO}	Under-voltage lockout	V _{BATT} rising		2.3	2.4	V		
V UVLO	voltage	V _{BATT} falling		2.1		V		
I _{DD-ACTIVE}	Active supply current	All regulators and monitors enabled – no load, V _{BATT} = 4.2V		3.7	4.5	mA		
I _{DD-STANDBY}	Standby supply current	All regulators disabled, monitors active, $V_{BATT} = 4.2V$		135	300	μА		
I _{DD-SHUTDOWN}	Shutdown supply current	All regulators and monitors disabled, Note 4		0.6	5	μА		
T _{SHDN}	Thermal shutdown temp			160		°C		
T _{HYST}	Thermal shutdown temp hysteresis			20		°C		
VDD_CAP	Voltage on VDD_CAP pin	All logic derived from this voltage, no load	2.4	2.5	2.6	V		
f _{OSC}	Oscillator frequency	T = 0°C to +70°C	900	1000	1100	kHz		
OSC	(Note 1)	T = -40°C to +85°C	850	1000	1150	NI IZ		



Symbol	Parameter	Notes	Min	Тур	Max	Unit
<u> </u>		Notes	141111	тур	IVIAA	Offic
	Inverting BUCK-BOOST			τ		
V_{OUT}	Voltage (nominal set point)	V _{BATT} =4.2V, I _{LOAD} =0A	-35		-0.5	V
V_{FB0}	Feedback Voltage Reference	V _{BATT} =4.2V	0.97	1	1.03	V
V _{REFOUT}	Level Shift Voltage Reference	Programmable in 8mV steps	1		2	V
ΔV_{REFOUT}	Level Shift Voltage Reference Accuracy (Note 2)	V _{REFOUT} =1.832V	-2		+2	%
I _{VREFOUT}	Level Shift Current	Note 4	850	890		μΑ
g _m	Error amp transconductance			146		umho
I _{EA}	Error amp output drive			±20		μА
D	LIC Cate drive immedes	Output High		13		Ω
R_{DRVH}	HS Gate drive impedance	Output Low		2.5		Ω
D.O.	Duty Cycle	Maximum	85	90	98	%
D.C.		Minimum, PWM mode		14	25	%
Channel [2:	1] – Step-up BOOST			<u> </u>	1	_ I
V _{OUT}	Voltage (nominal set point)	$V_{BATT} = 4.2V$, $I_{LOAD} = 0A$	VIN		+35	V
V_{FB}	Feedback Voltage Reference	Programmable in 4mV steps	0		1	V
ΔV_FB	Feedback Voltage Accuracy at FB[2:1] Pin (Note 2)	V _{FB} =0.836V	-3	±1	+3	%
g _m	Error amp transconductance			145		umho
I _{EA}	Error amp output drive			±20		μΑ
	00 15 1	$R_{SENSE} = 0.1\Omega$, $I_{LOAD} = 350$ mA		0.8		
R _{CS}	CS amplifier transresistance			1.6		Ω
I _{OL-SEQ}	PCHSEQ pull down current	V _{OL-SEQ} = 1V	60	100		μА
		Output High		6.0		Ω
R_{DRVL}	LS Gate drive impedance	Output Low		2.5		Ω
V _{cl}	Clamp threshold voltage	Programmable 1.0, 1.1, 1.2, 1.5V	1.0		1.5	V
V _{cl_acc}	Clamp threshold voltage Accuracy	Clamp threshold 1.0 and 1.5V		±5		%
D.C.	Duty Cycle	Maximum (clamp on)	85	90	98	%
D.C.	Duty Cycle	Minimum, PWM mode		16	30	%



DC OPE	RATING CHARACTERISTICS	(CONTINUED)				
(Over com	mercial operating conditions, unl	ess otherwise noted. All voltage	es are rel	ative to G	ND.)	
Channel	[7:5] – Step-down BUCK					
V _{OUT}	Voltage (nominal set point)	VIN[7:5]=4.2V, I _{LOAD} =0A	+0.5		VIN	V
	Voltage accuracy	Note 2, V _{OUT} = 2.5V, T = -40°C to +85°C	-2	±1	+2	%
ΔV_{OUT}	voltage accuracy	Note 2, V _{OUT} = 1.2V, T = 0°C to +70°C	-2	±1	+2	%
V _{FB}	Feedback Voltage Reference range	Programmable in 4mV steps	0		1	V
g _m	Error amp transconductance			160		umho
I _{EA}	Error amp output drive			±20		μΑ
R _{CS}	CS amplifier transresistance	I _{LOAD} = 500mA		1.2		Ω
R _{HS}	HS Switch Resistance	I _{LOAD} = 500mA		320		mΩ
R _{DRVL}	LS Gate drive impedance	Output High		5.5		Ω
NDRVL	L3 Gate drive impedance	Output Low		2.7		Ω
V _{cl}	Clamp threshold voltage	Programmable 1.0, 1.1, 1.2, 1.5V	1.0		1.5	V
V _{cl_acc}	Clamp threshold voltage Accuracy	Clamp threshold 1.0 and 1.5V		±5		%
		Maximum, V _{BATT} = 4.2V		100		%
D.C.	Duty Cycle	Minimum, PWM mode, V _{BATT} = 4.2V		15	30	%



<u> </u>	<u> </u>	ess otherwise noted. All voltag	es are rel	ative to G	ND.)	
Channel 4 –	Step-down BUCK or Step-u	•		1	I	ı
V_{OUT}	Voltage (nominal set point, Buck)	V _{BATT} =4.2V, I _{LOAD} =0A	+0.5		+VIN	V
V _{OUT}	Voltage (nominal set point, Boost)	V _{BATT} =4.2V, I _{LOAD} =0A	+VIN		+35	V
V _{FB}	Feedback Voltage Reference range	Programmable in 4mV steps	0		1	V
ΔV_{FB}	Feedback Voltage Reference	FB[4] Pin, V _{FB} = 0.660V, Note 2	-2		+2	%
A _{VOL}	Error amp open loop gain			60		dB
I _{EA}	Error amp output drive			±20		μΑ
D	HS Gate drive impedance	Output High		15		Ω
R_{DRVH}	(Buck only)	Output Low		15		Ω
D	LS Gate drive impedance	Output High		15	+2	Ω
R_{DRVL}	L3 Gate drive impedance	Output Low		15		Ω
		Maximum, V _{BATT} = 4.2V	85	93	98	%
D.C. (Boost)	Duty Cycle	Minimum, PWM mode, V _{BATT} = 4.2V		11	16	%
		Maximum, V _{BATT} = 4.2V		100		%
D.C. (Buck)	Duty Cycle	Minimum, PWM mode, V _{BATT} = 4.2V		7	11	%



	nercial operating conditions, unl					
Symbol	Parameter	Notes	Min	Тур	Max	Unit
Channel 3						
V_{OUT}	Voltage (nominal set point)	LDOIN3=4.2V, I _{LOAD} =0A	+1.5		+3.75	V
ΔV_{OUT}	Voltage accuracy	LDOIN3=4.2V, I _{LOAD} =0A, V _{OUT} =2.5V	-2.5	±0.5	+2.5	%
ΔV_{LINE}	Line regulation	LDOIN3=4.2V, I _{LOAD} =0A,		1		mV/V
ΔV_{LOAD}	Load regulation	Vo=2.5, Vin = 4.2V		1		mV/ mA
ΔV_{TRANS}	Load Transient Regulation	Step Load: 5mA to 50mA C _{OUT} = 10uF		50		mV
PSRR	Input Ripple Rejection	LDOIN2=3.8V, V_{OUT} =3.3V I_{LOAD} =50mA, V_{P-P} =200mV, F =1kHz		45		dB
I _{OUTMAX}	Maximum output Current	LDOIN3=3.2V, V _{OUT} =2.5V	50	75		mA
V_{DO}	Dropout voltage	I _{LOAD} =50mA		150		mV
Battery Ch	arger (Note 3), DOCK_DC=5V			l .	l .	<u>.L</u>
V _{Dockdc}	Input Voltage	VBATT=3.6V		5.0		V
V _{PRECHG}	Precharge voltage threshold range	Programmable in 100mV steps	2.500		3.200	V
V _{PRECHG_ACC}	Precharge voltage threshold accuracy	VBATT rising, V _{PRECHG} = 2.5V and 3.2V		±20		mV
I _{PRECHG}	Nominal precharge current range	R_{CSB} =0.1 Ω , 15mA steps	25		250	mA
ΔI_{PRECHG}	Precharge current tolerance	I _{PRECHG} = 100mA	70	100	130	mA
I _{CHG}	Nominal Fast charge current	R _{CSB} =0.1Ω, 60mA steps	100		1000	mA
ΔI_{CHG}	Fast charge current tolerance	I _{CHG} = 520mA	485	520	565	mA
V_{FLT}	Float voltage range	20mV steps	4.000		4.620	V
ΔV_{FLT}	Float voltage tolerance	V _{FLT} = 4.2V	-1.2	±0.5	+1.2	%
V _{FLT_HYST}	Float voltage hysteresis (recharge threshold)	VBATT falling, V _{FLT} - V _{FLT_HYST}		100		mV
I _{TERM}	Charge termination current range	R _{CSB} =0.1Ω, 15mA steps	100		145	mA
ΔI_{TERM}	Termination current tolerance	I _{TERM} = 100mA	50	100	170	mA
T _{HI}	Charge cutoff temp (high)	5°C steps	+30		+65	°C
T_LO	Charge cutoff temp (low)	5°C steps	-20		+15	°C
T _{TSENSE}	THERM bias current		80	100	130	μА
T _{precharge}	Precharge timer duration	Adjustable (3 setpoints)		2621		S
T _{charge}	Charge timer duration	Adjustable (3 setpoints)		20972		S
V _{PDDCTH}	Programmable DOCK_DC threshold range	Programmable in 0.2V steps	3.4		4.8	V
V _{PDDCTHACC}	DOCK_DC threshold accuracy	V _{PDDCTH} =4.6V	-4		+4	%



Symbol	Parameter	Notes	Min	Тур	Max	Unit
V_{IH}	Input high voltage			0.7 x VDD_CAP		V
V _{IL}	Input low voltage			0.3 x VDD_CAP		V
V_{PBFTH}	Programmable nBATT_FAULT threshold range	Programmable in 150 mV increments	2.55		3.60	V
ΔV_{PBFTH}	nBATT_FAULT accuracy	V _{PBFTH} =3.15V	-3		+4	%
V_{PPFTH}	Programmable POWER_FAIL threshold range	Programmable in 150 mV increments	2.55		3.60	V
ΔV_{PPFTH}	POWER_FAIL accuracy	V _{PPFTH} =3.3V	-3		+4	%
				-5		. %
P_{UVTH}	Programmable under voltage	Relative to nominal operating voltage. CH1 to		-10		
LUVTH	threshold	CH7. Note 3.		-15		
			-15	-20	-25	
				5		
D	Programmable over voltage	Relative to nominal operating voltage. CH1 to		10		%
P _{OVTH}	threshold	CH7. Note 4.		15		/0
			15	20	25	1

Note 1: Contact Summit factory for other frequency settings.

Note 2: Voltage, current and frequency accuracies are only guaranteed for factory-programmed settings. Changing any of these parameters from the values reflected in the customer specific CSIR code will result in inaccuracies exceeding those specified above.

Note 3: The SMB122 and SMB122X devices are not intended to function as a battery pack protector. Battery packs used in conjunction with this device need to provide adequate internal protection and to comply with the corresponding battery pack specifications.

Note 4: Guaranteed by Design and Characterization – not 100% tested in Production.

OFF

50

100

200

0

25

100

400

3

3

3

ms

ms

ms

ms

 μ S



(Over commercial operating conditions, unless otherwise noted. All voltages are relative to GND.) **Symbol Parameter Notes** Min Тур Max Unit 1.5 12.5 Programmable power-On Programmable sequence power-On ms t_{PPTO} sequence timeout period. position to sequence position delay. 25 50 1.5 12.5 Programmable power-off Programmable power-off sequence ms t_{DPOFF} sequence timeout period. position to sequence position delay. 25 50 25 Programmable time following assertion of 50 Programmable reset last supply before nRESET pin is released ms t_{PRTO} time-out delay high. 100 200

Time between active enable in which corresponding outputs must exceed there

programmed under voltage threshold. If

exceeded, a force shutdown will be

When PWR_EN is programmed as power

Timeout begins after latch is cleared.

Timeout begins after fault conditions

15

Period for which fault must persist before

fault triggered actions are taken. Present

on all Buck, Boost, and inverting supplies.

initiated.

on pin.

cleared.

AC OPERATING CHARACTERISTICS (CONTINUED)

Programmable sequence

termination period

PWR_EN de-bounce

POWER_FAIL timeout

nBATT FAULT timeout

Programmable glitch filter

period

period

period

 t_{PST}

 t_{PDB}

t_{PFTO}

tBFTO

 t_{PGF}



AC OPERATING CHARACTERISTICS (CONTINUED) (Over commercial operating conditions, unless otherwise noted. All voltages are relative to GND.)								
Symbol	Parameter	Notes	Min	Тур	Max	Unit		
				400				
				200				
				100				
CD.	Programmable slew rate	Adjustable slew rate factor		66.7		\//o		
SK _{REF}	reference Proportional to output slew rate.	50		V/s				
				33.3				
				25				
				20				



1²C-2 WIRE SERIAL INTERFACE AC OPERATING CHARACTERISTICS -100 kHz (Over commercial operating conditions, unless otherwise noted. All voltages are relative to GND.) Conditions 100kHz **Symbol Description** Min Тур Max Units 0 100 KHz f_{SCL} SCL clock frequency T_{LOW} Clock low period 4.7 μS T_{HIGH} Clock high period 4.0 μS Before new transmission - Note Bus free time 4.7 t_{BUF} μS Start condition setup time 4.7 t_{SU:STA} μS Start condition hold time 4.0 $t_{\text{HD:STA}}$ μS 4.7 Stop condition setup time t_{SU:STO} μS Clock edge to data valid 0.2 3.5 t_{AA} SCL low to valid SDA (cycle n) μS SCL low (cycle n+1) to SDA Data output hold time 0.2 t_{DH} μS change SCL and SDA rise time Note 5 1000 t_R ns 300 SCL and SDA fall time Note 5 t⊧ ns Data in setup time 250 t_{SU:DAT} ns Data in hold time 0 t_{HD'DAT} ns ΤI Noise filter SCL and SDA 100 Noise suppression ns Write cycle time config Configuration registers 10 ms twr config 5 Write cycle time EE ms twr ee Memory array

Note 5: Guaranteed by Design

I²C TIMING DIAGRAMS





Figure 4: I²C timing diagram



EFFICIENCY GRAPHS








Figure 5: Light load inductor current in constant frequency mode (PWM).

Time/Horizontal division = 1μ s Ch 4 (50mA/Div) = 1.5V (Ch 7) converter output (Green trace)

Ch4 50.0mAΩ




Figure 7: SMB122/SMB122X Sequence-On Waveforms

Time/Horizontal division = 100mS

Ch 1(2V/Div) = 3.3V (Ch 4) converter output (Yellow trace)

Ch 2 (5V/Div) = 12V (Ch 2) converter output (Blue trace)

Ch 3 (2V/Div) = 1.8V (Ch 6) converter output (Purple trace)

Ch 4 (5V/Div) = -7.5V (Ch 0) converter output (Green trace)

Figure 6: Light load inductor current in asynchronous mode.

Time/Horizontal division = 10μ s Ch 4 (50mA/Div) = 1.5V (Ch 7) converter output (Green trace)

250mAΩ




Figure 8: SMB122/SMB122X Sequence-Off Waveforms

Time/Horizontal division = 100mS

Ch 1(2V/Div) = 3.3V (Ch 4) converter output (Yellow trace)

Ch 2 (5V/Div) = 12V (Ch 2) converter output (Blue trace)

Ch 3 (2V/Div) = 1.8V (Ch 6) converter output (Purple trace)

Ch 4 (5V/Div) = -7.5V (Ch 0) converter output (Green trace)



VOLTAGE AND CURRENT WAVEFORMS (CONTINUED)




Figure 9: Pulse skipping on LSDRV pin while in PFM mode of operation. Switching frequency is proportional to load.

Time/Horizontal division = 1ms
Ch 1(2V/Div) = LSDRV output (Yellow trace)
Ch 4 (50mA/Div) = 150mA load step (Green trace)




Figure 11: Pulse skipping on LSDRV for light load PFM operation

Time/Horizontal division = 4μ s Ch 1(2V/Div) = LSDRV output (Yellow trace)




Figure 10: Pulse skipping on LSDRV pin while in PFM mode of operation. Switching frequency is proportional to load.

 $Time/Horizontal\ division = 200 \mu s$ $Ch\ 1(2V/Div) = LSDRV\ output\ (Yellow\ trace)$ $Ch\ 4\ (50mA/Div) = 150mA\ load\ step\ (Green\ trace)$




Figure 12: Forced PWM operation.

Time/Horizontal division = 4μs Ch 1(2V/Div) = LSDRV output (Yellow trace)



TIMING DIAGRAMS: BATTERY MONITORING




Figure 13 - Battery monitoring timing diagram.



APPLICATIONS INFORMATION

DEVICE OPERATION POWER SUPPLY

The SMB122 and SMB122X can be powered from an input voltage between +2.7 and +6.0 volts applied between the VBATT pin and ground. The SMB122 and SMB122X are optimized for use with a rechargeable single cell Lithium ion battery, but may also be powered from a rectified AC adaptor or three AA batteries. The input voltage applied to the VBATT pin is filtered by an external filter capacitor attached between the VDD_CAP pin and ground; this filtered voltage is then used as an internal VDD supply. The VDD_CAP node is monitored by an UnderVoltage Lockout (UVLO) circuit, which prevents the device from turning on when the voltage at this node is less than the UVLO threshold.

When the voltage on the DOCK_DC input exceeds that on the VBATT input the VBATT pin goes into a high impedance state and no longer powers the SMB122 or SMB122X, and the DOCK_DC pin becomes the new power input.

SHUTDOWN

A shutdown pin is provided, that disconnects power from the SMB122 and SMB122X and reduces the current consumption to $0.1\mu A$ when asserted. In this mode all channels are shut off. When asserted the SMB122 will not respond to I^2C commands.

Once the voltage on the VBATT input supply pin exceeds the UVLO threshold a 10 to 20ms delay must pass before supplies can be enabled. During this period the non-volatile registers are initialized with the default values from the nonvolatile memory.

If voltage is present on the DOCK_DC input the SHDN pin will be bypassed and the output will be powered on.

POWER-ON/OFF CONTROL

Sequencing can be initiated: automatically, by a volatile I^2C **Power on** command, or by asserting the PWREN pin. When the PWREN pin is programmed to initiate sequencing, it can be level or edge triggered. The PWREN input has a programmable de-bounce time of 100, 50, or 25ms. The de-bounce time can also be disabled.

When configured as a push-button enable, PWREN must be asserted longer than the de-bounce time before sequencing can commence, and pulled low for the same period to disable the channels.

INDEPENDENT CHANNEL ENABLE CONTROL

Each output can be enabled and disable by an enable signal. The enable signal is can be provided from either

the Enable pins or by the contents of the enable register.

When enabling a channel from the enable register, the register contents default state must be set so that the output will be enabled or disabled following a POR (power on reset).

When *Default On* is selected, the channel will turn on after its sequence position is reached or power is applied—depending on the sequencing type. When *Default Off* is selected, the channel will not turn on until

SEQUENCING

Each channel on the SMB122 and SMB122X may be placed in any one of 8 unique sequence positions, as assigned by the configurable non-volatile register contents. The SMB122 and SMB122X navigate between each sequence position using a feedbackbased cascade-sequencing circuit. Cascade sequencing is the process in which each channel is continually compared against a programmable reference voltage until the voltage on the monitored channel exceeds the reference voltage, at which point an internal sequence position counter is incremented and the next sequence position is entered. In the event that a channels enable input is not asserted when the channel is to be sequenced on, that sequence position will be skipped and the channel in the next sequence position will be enabled.




Figure 14 – Power on sequencing waveforms.

Time = 4ms/devision. Scale = 1V/devision

Ch 1 = 3.3V output (Yellow trace)

Ch 2 = 2.5V output (Blue trace)

Ch 3 = 1.8V output (Purple trace)

Ch 4 = 1.2V output (Green trace)



POWER ON/OFF DELAY

There is a programmable delay between when channels in subsequent sequence positions are enabled. The delay is programmable at 50, 25, 12.5 and 1.5ms intervals. This delay is programmable for each of the eight sequence positions.

MANUAL MODE

The SMB122 and SMB122X provide a manual poweron mode in which each channel may be enabled individually irrespective of the state of other channels. In this mode, the enable signal has complete control over the channel, and all sequencing is ignored. In Manual mode, channels will not be disabled in the event of a UV/OV fault on any output or the VBATT pin.

FORCE-SHUTDOWN

When a battery fault occurs, a UV/OV is detected on any output, or an I²C force-shutdown command is issued, all channels will be immediately disabled, ignoring sequence positions or power off delay times.

SEQUENCE TERMINATION TIMER

At the beginning of each sequence position, an internal programmable timer will begin to time out. When this timer has expired, the SMB122 and SMB122X will automatically perform a force-shutdown operation. This timer is user programmable with a programmable sequence termination period (t_{PST}) of 50, 100, 200 ms; this function can also be disabled.

POWER OFF SEQUENCING

The SMB122 and SMB122X have a power-off sequencing operation. During a power off operation, the supplies will be powered off in the reverse order they where powered on in.

When a power-off command is issued the SMB122 and SMB122X will set the sequence position counter to the last sequence position and disable that channel without soft-start control; once off, the power off delay for the channel(s) in the next to last sequence position will begin to timeout, after which that channel(s) will be disabled. This process will continue until all channels have been disabled and are off. The programmable

If a channel fails to turn off within the sequence termination period, the sequence termination timer will initiate a force shutdown, if enabled.

INPUT AND OUTPUT MONITORING

Both products monitor all outputs for under-voltage (UV) and over-voltage (OV) faults. The monitored levels are user programmable, and may be set at 5, 10, 15, and 20 percent of the nominal output voltage.

The VBATT pin is monitored for two user programmable UV settings. The VBATT UV settings are programmable from 2.55V to 3.45V in 150mV increments. Once the UV/OV voltage set points have been violated, the SMB122 and SMB122X can be programmed to respond in one of three ways, perform: a power-off operation, a force-shutdown operation andor it can trigger the nRESET/HEALTHY pin.

SOFT START

The SMB122 and SMB122X provide a programmable soft-start function for all PWM outputs. The soft-start control limits the slew rate that each output is allowed to ramp up without the need for an external capacitor. The soft start slew rate is proportional to the product of the output voltage and a slew rate reference. This global reference is programmable and may be set to 400, 200, 100, 67, 50, 33, 25, and 20 Volts per second. The slew rate control can also be disabled on any channel not requiring the feature.




Figure 15 – The output voltage is set by the voltage divider. The VREF voltage is programmable from 0 to 1.0 volt in 4mV increments via the I²C interface






Figure 14 – Power-on sequencing flow chart.



BATTERY MONITORING

The battery voltage is monitored for two user programmable UV settings via the VBATT pin. In addition, the battery charging input, DOCK_DC, is provided to monitor for the presence of a battery charging docking station, or AC wall adaptor.

Monitoring is accomplished by a comparator-based approach, in which a programmable voltage reference is compared against the monitored signal. Each channel possesses a dedicated reference voltage generated by a programmable level shifting digital to analog converter.

The SMB122 and SMB122X contain three user programmable voltage-monitoring levels, each of which triggers a corresponding status pin when exceeded. Battery voltage, like all monitored voltages, is compared against a user programmable voltage set internally by a digital to analog converter.

The DOCK_DC pin is a power input pin that can be used to power the SMB122 or SMB122X and also indicate the presence, and level, of a supplemental input like that supplied by a docking station or AC wall adaptor. It has a user programmable threshold from 3.4-4.8 volts at 200mV increments. When the user programmable voltage level for this pin is exceeded, continuously, for a de-bounced period in excess of 100 ms the DC IN pin will be asserted.

When asserted, the POWER_FAIL pin is latched and will not be released as long as the voltage on the battery is below the POWER_FAIL level. Once the voltage on the battery has risen above the POWER_FAIL level one of three conditions may clear the latch and allow the POWER_FAIL pin to be released: if the nBATT_FAULT output pin is asserted and released, if the DC_IN output pin is asserted, and finally if an I²C POWER FAIL CLEAR command is issued. Once one of these conditions has been met, the POWER_FAIL pin will be released after a power-fail timeout period (t_{PFTO}) of 3.0-4.5ms. The POWER_FAIL level is user programmable from 2.55-3.6.0V at 150 mV increments.

When the voltage at the VBATT pin falls below the second user programmable level, the active low nBATT_FAULT pin will be asserted. This pin is not latched and is used to indicate the impending loss of power to the SMB122 and SMB122X. After the nBATT_FAULT pin has been asserted, a battery fault timeout period (t_{BFTO}) of 3.0-4.5ms must pass in which the battery voltage exceeds the nBATT_FAULT threshold before it will be released. The nBATT_FAULT

threshold is user programmable from 2.55-3.6.0V at 150 mV increments.

Normally Dock DC, Power fail, and no battery fault thresholds are set in descending order respectively.

Upon assertion of either the nBATT_FAULT or POWER_FAIL pin the SMB122 and SMB122X can be programmed to respond in one of three ways, it may perform: a power-off operation, a force-shutdown operation, or take no action. When programmed to perform a power-off or force-shutdown operation the SMB122 can optionally be programmed to latch the outputs off until the power on pin is toggled or an I²C power-on command is issued.

LDO STANDBY VOLTAGE

The LDO has a programmable output voltage from 1.5V to 3.75V. It is capable of supplying up to 80 mA and has UV and OV monitoring levels with corresponding fault responses. The channel 3 LDO can be sequenced on in any of the eight sequence positions, and can be enabled and disabled at any time.

SOFT START

The SMB122 and SMB122X provide a programmable soft-start function for all PWM outputs. The soft-start control limits the slew rate that each output is allowed to ramp up without the need for an external capacitor. The soft start slew rate is proportional to the product of the output voltage and a slew rate reference; see Figure 6. This global reference is programmable and may be set to 400, 200, 100, 67, 50, 33, 25, and 20 volts per second. The slew rate control can also be disabled on any channel not requiring the feature.

OUTPUT VOLTAGE

The PWM output voltages are set by a resistive voltage divider from the output to the COMP1 node. For the Buck channels (Ch[7:5]), the voltage divider is internal to the part and programmable. The resistive divider may be set by adjusting a 100 k Ω resistor string with 8 taps from R1 = 20-90 k Ω . For the Boost outputs (Ch[2:1]), the resistive divider is external and any appropriate value of R1 an R2 can be chosen. The reference voltage that sets the output is user programmable, and may be set anywhere from 0-1.000 volt at 4 mV increments.

PROGRAMMABLE SWITCHING FREQUENCY

The SMB122 and SMB122X have a 1000kHz switching frequency. If a different frequency is desirable, please contact the Summit factory.



DYNAMIC VOLTAGE MANAGEMENT

The SMB122 and SMB122XX have three voltage settings, nominal, margin high, and margin low. The nominal setting is the voltage that the converter regulates at by default, while the margin high and margin low voltages are transitioned to by means of a volatile I²C write command. A status register is provided to indicate the current margin state of each channel.

A seven level margining option is available for channels 4 and 5 of the SMB122X device. When enabled, seven level margining allows channels 4 and 5 to be dynamically modified to one of seven pre-determined voltage levels. When seven level margining is enabled channels 0, 3, 6 and 7 loose the margin high and margin low settings.

While a channel is dynamically changing its voltage the UV/OV flags can be disabled temporarily, allowing the channels time to reached the new voltage settings.

Note: Configuration writes or reads of registers should not be performed while dynamic voltage management.

BATTERY CHARGER

The SMB122 and SMB122X are equipped with a fully programmable lithium ion battery charger. The programmable feature set includes fast and pre-charge option, each with a programmable charge current level, a charge termination timeout period, an over and under temperature limit, multiple allowable recharge events, fault logging that can be accessed via the l²C interface and a general purpose output used to indicate the current status of the battery.

Battery charging is initiated by the detection a DC voltage on the DOCK_DC input. When the voltage on DOCK_DC exceeds the programmed minimum threshold voltage, the DC_IN pin will be asserted indicating the successful connection of a charging input.

Once the charging voltage exceeds the DOCK_DC threshold voltage, the SMB122 will be powered from the DOCK_DC pin. Once the voltage on DOCK_DC is above the programmed setting, battery charging will automatically commence. However, a programmable option allows the user to prevent battery charging until an I²C command has been issued. The SHDN pin is bypassed once voltage is sensed on the DOCK_DC pin.

TRICKLE CHARGE

Once all pre-qualification conditions are met, the device checks the BSENSE voltage to decide if trickle charging is required. If the battery voltage is below approximately 2.0V, a charging current of 2mA (typical) is applied on the battery cell. This allows the SMB122 and SMB122X to reset the protection circuit in the battery pack and bring the battery voltage to a higher level without compromising safety.

PRE-CHARGE MODE

Once the battery voltage crosses the 2.0V level, the SMB122 and SMB122X will begin to pre-charge the battery to safely charge the deeply discharged cells. The device stays in this mode until the voltage on BSENSE input is above the programmed pre-charge threshold voltage. The pre-charge threshold voltage is programmable from 2.5V to 3.2V in 100mV increments. The pre-charge current is programmable from 25 to 250mA, in 15mA increments.

FAST-CHARGE MODE

After the pre-charge threshold voltage has been exceeded, the battery charging current will be increased from the pre-charge current to the fast-charge current. The fast-charge current is programmable from 100mA to 1A, in 60mA increments. The battery will be charged with the fast-charge current until the battery voltage exceeds the final float voltage.

TAPER CHARGE MODE

Once the final float voltage has been reached, the battery charger will enter a constant voltage taper charging mode, in which the battery voltage is held at the final float voltage. The taper charging mode will continue until the charge current drops below the termination current threshold. The termination current threshold is programmable at $100\text{m}\Omega$ sense resistor. A programmable option allows the constant voltage mode to be bypassed and the battery charging to be completed once the final float voltage has been reached.

CURRENT SCALING

All charging currents are determined by measuring the voltage across the battery current sense resistor. All programmable currents are based on the use of a $100 \text{m}\Omega$ sense resistor. Currents can be increased or decreased by scaling the current sense resistor. For example, a $50 \text{ m}\Omega$ sense resistor will scale the charging current by a factor of two, while using a $200 \text{ m}\Omega$ resistor will scale the charging current by one half.



TEMPERATURE MONITORING

To inhibit charging when the battery temperature is outside normal operating range a temperature sensing input is provided.

The battery temperature is measured by sensing the voltage between the TSENSE pin and ground. The voltage is created by injecting a current into the parallel combination of Negative Temperature Coefficient (NTC) thermistor and a resistor. As the temperature changes, the resistance of the thermistor changes creating a voltage proportional to temperature. This voltage is then compared to two predetermined voltages representing the maximum and minimum temperature settings of the battery. The purpose of the resistor in parallel to the NTC thermistor is to linearize the resistance of the thermistor. Table 1, shows the 1% resistor that should be placed in parallel with the corresponding thermistor.

The temperature coefficient or Beta (B) of the thermistor must be as close to 4400 as possible to achieve the maximum temperature accuracy.

NTC THERMISTOR	RESISTANCE
10K	24.9K
25K	61.9K
100K	249K

Table 1: NTC values and associated parallel resistances.

If the temperature limits are exceeded, battery charging will be suspend until the battery voltage has fallen

within the safe operating range.. The over temperature limit is programmable from 30°C to 65°C in 5°C increments. The under temperature limit is programmable from -20°C to 15°C in 5°C increments.

CHARGE TERMINATION TIMERS

There are two timers on the SMB122 and SMB122X used to disable battery charging. The first timer is used to limit the allowable pre-charge duration. This timer begins when trickle charging is completed and ends when fast charging begins. It can be programmed to one of three settings: 44 minutes, 1 hour 27 minutes, and 2 hours 55 minutes.

The second timer limits the fast-charge and taper charge duration. This timer begins when pre-charge mode is completed and ends when taper charging has been terminated. It is programmable in three settings, 5 hours 48 minutes, 11 hours 36 minutes, and 23 hours. Each timer can be independently disabled.




Figure 15: Battery charging circuit






Figure 16: Battery charging algorithm



BATTERY CHARGING FLOWCHART




Figure 17 - Battery charging flowchart.



BUCK CONVERTERS

The SMB122 AND SMB122X has three synchronous step down Buck converters with integrated p-channel MOSFETS and a driver for an external NFET, see Figure 18. As a buck converter the maximum output voltage is the input supply voltage on the VIN pin.




Figure 18 - Buck channel with internal PFET.

Buck Channel Asynchronous Operation

The Buck converters use either a constant frequency or variable frequency current mode control technique.

During the fixed frequency PWM mode of operation, the converter switches at a fixed frequency and modulates the duty cycle to attain the correct output voltage. This can lead to "charge shuttling" under light load conditions were the charge transferred to the output capacitor during the on time of the PFET is discharged to ground during the on time of the NFET. This mode of operation is desirable in situations requiring low voltage ripple, the ability to sink current, or a known switching frequency for all loads.

During the PFM mode of operation the converter operates asynchronously where the NFET is held off and the body diode of the FET is used as a "catch" diode; preventing the voltage on the switch node from falling below ground by more than a diode drop. It is desirable to operate asynchronously under light load so that charge shuttling does not occur. The asynchronous operation allows the converter to only switch when the voltage falls below the error amplifier reference voltage. While it is advantageous to operate asynchronously for light load currents, it is less efficient for moderate loads where the power loss across the forward voltage drop of the diode leads to decreased efficiency. To increase the efficiency for these moderate load conditions an external schottky diode can be placed in parallel with the body diode of the FET.

To maximize the converter efficiency for both light and heavy loads the Buck converters automatically switch from PFM to PWM mode. The PWM to PFM crossover is accomplished by observing the voltage on the COMP pin, the voltage on the COMP pin is directly proportional to the load current. When the voltage on the COMP pin falls below a programmable reference, the converter operates in PFM. The NFET driver will stay in the off state until the voltage on the COMP pin rises above the PFM to PWM crossover voltage.

Each channel has an over current protection mechanism. When a channel reaches its current limit, the output voltage will be reduced as the load rises. This is accomplished by clamping the COMP node to one of four programmable settings. The over-current level can be programmed to four different levels by clamping the error amplifier's output voltage to a programmable voltage.

All current limits and PFM to PWM crossover currents are calculated by the GUI interface.

The output of all Buck converters is determined by the portion of the switching period for which the inductor voltage is at the converter supply voltage; this percentage is referred to as the duty cycle. For a Buck channel operating synchronously, duty cycle and the output voltage are related by equation 1 below:

Equation 1: Vo = D * Vin

Each Buck converter can operate up to 100% duty cycle allowing the output to equal the input. The minimum voltage is determined by the minimum duty cycle listed in the electrical specifications section. For a Buck converter operating in PFM mode the duty cycle is essentially 0% implying that the output can go to ground.

Each converter has a separate VIN input used to power the converter. This supply attaches to the source of the integrated PFET. It is important to connect an input (or Bulk) as close to the VIN pin as possible. For information on the type of capacitor to use, refer to the component selection section.

Boost Controller

The SMB122 AND SMB122X has two asynchronous current mode Boost converters with over-current protection and either a PWM or PFM mode of operation.

When configured as a current mode Boost, a sense resistor must be added, externally, in series with the source of the N-channel MOSFET, see Figure 19. The over-current circuitry is identical to that descried for the



Buck converter, and the current limit is displayed in the GUI.

The PWM to PFM crossover current is identical to the circuitry used for the Buck converter, we monitor the voltage on the COMP node and when the voltage is below a programmable reference the NFET is held off.


The Boost converter has a fixed PWM option, when enabled the Boost channel will switch every cycle keeping the ripple voltage low. Care must be taken in selecting the PWM option on the Boost channel, as this converter does not have the ability to shuttle charge. As a result, the load must be sufficient to deplete the deposited charge every cycle or else the output voltage will rise above the output set point.

The driver supplies for the boost converters are powered from the VDDP supply pin. Therefore, without voltage on the VDDP input the Boost converters will not function.

The output of all Boost channels is determined by the portion of the switching period for which the inductor voltage is at ground; this percentage is referred to as the duty cycle. For a Boost converter, when the inductor current does not go to zero Amperes during the cycle (CCM), the relation between the duty cycle and the output voltage is determined by Equation 2:

Equation 2:
$$Vo = \left(\frac{1}{1-D}\right) * Vin$$

The maximum duty cycle the Boost converter can




achieve is determined by the max duty cycle specified in the electrical specification section of the datasheet.

Figure 19: Boost Converter

INVERTING BUCK BOOST

The SMB122 and SMB122X has one voltage mode inverting Buck Boost output. The output of this converter is negative, and the magnitude can be either greater or less than the supply voltage. The Buck-Boost converter operates in a PFM mode of operation that can be converted to a low-ripple PWM mode when a minimum load is present.

The output of the inverting controller is determined by the portion of the switching period for which the inductor voltage is at the input voltage; this percentage is referred to as the duty cycle. For an inverting Buck-Boost controller in CCM the relation between the duty cycle and the output voltage is determined by Equation 3:



Equation 3:
$$Vo = -\left(\frac{D}{1-D}\right) * Vin$$

Figure 20: Inverting Buck-Boost

The maximum duty cycle of the inverting converter can achieve is determined by the max duty cycle spec in the electrical specification section of the datasheet. The minimum voltage is determined by the minimum duty cycle listed in the electrical specifications section.



BOOST OR BUCK CONTROLLER

The SMB122 and SMB122X have one voltage mode output that can be configured as either a Boost or a Buck converter, but not both; see Figures 21 and 22. When configured as a Buck the output voltage can only be less than or equal to the input voltage. When a hardware modification is preformed, the output can function as a Boost, whose output voltage is greater

Boost PCHSEQ

Sequencing VIN Vout

DRVH
PWM DRVL

COMPA

COMPB

Figure 21 -Buck or Boost configured as Boost.

than the input voltage. As a voltage mode converter, this channel has no inherent over current protection and requires a type three-compensation network. Since the FETs are external for this channel, the output current capabilities can be scaled by choosing larger components.




Figure 22 - Buck or Boost configured as Buck.



COMPONENT SELECTION

Inductor:

The starting point design of any and DC/DC converter is the selection of the appropriate inductor for the application. The optimal inductor value will set the inductor current at 30% of the maximum expected load current. The inductors current for Buck and Boost converters are as follows:

Buck: Equation 3:
$$L = \frac{Vo(V_{IN} - Vo)}{Vin * 0.3 * I_{MAX} * f}$$

Boost: Equation 4:
$$L = \frac{V_{IN}(V_O - V_{IN})}{V_O * 0.3 * I_{MAX} * f}$$

Where Vo is the output voltage, VIN is the input voltage, f is the frequency, and I_{MAX} is the max load current

For example: For a 1.2V output and a 3.6V input with a 500mA max load, and a 1MHz switching frequency the optimal inductor value is:

$$L = \frac{1.2(3.6 - 1.2)}{3.6 * 0.3 * 0.5 * 1E6} = 5.3uH$$

Choosing the nearest standard inductor value we select a 5.6uH inductor. It is important that the inductor has a saturation current level greater than 1.2 times the max load current.

Other parameters of interest when selecting an inductor are the DCR (DC winding resistance). This has a direct impact on the efficiency of the converter. In general, the smaller the size of the inductor is the larger the resistance. As the DCR goes up the power loss increases according to the I²R relation. As a result choosing a correct inductor is often a trade off between size and efficiency.

Input Capacitor

Each converter should have a high value low impedance input (or bulk) capacitor to act as a current reservoir for the converter stage. This capacitor should be either a X5R or X7R MLCC (multi-layer-ceramic capacitor). The value of this capacitor is normally chosen to reflect the ratio of the input and output voltage with respect to the output capacitor. Typical values range from 2.2uF to 10uF.

For Buck converters, the input capacitor supplies square wave current to the inductor and thus it is critical

to place this capacitor as close to the PFET as possible in order to minimize trace inductance that would otherwise limit the rate of change of the current. While the placement of this inductor for Boost channels is not as critical as with the Buck channels, each Boost must still have its own reservoir capacitor.

Output capacitor

Each converter should have a high value low impedance output capacitor to act as a current reservoir for current transients and to. This capacitor should be either a X5R or X7R MLCC.

For a Buck converter, the value of this capacitance is determined by the maximum expected transient current. Since the converter has a finite response time, during a load transient the current is provided by the output capacitor. Since the voltage across the capacitor drops proportionally to the capacitance, a higher output capacitor reduces the voltage drop until the feedback loop can react to increase the voltage to equilibrium.

For the Boost converters, the output is disconnected from the inductor while the diode is reverse biased. This means that the entire load current is being taken from the output capacitance for this portion of the duty cycle. For this reason it is necessary to choose the output capacitor such that the cycle-to-cycle voltage droop is minimized to be within system limits.

The voltage drop can be calculated according to:

Equation 5:
$$V = \frac{I * T}{C}$$

Where I is the load or transient current, T is the time the output capacitor is supporting the output and C is the output capacitance. Typical values range from 10uF to 44uF.

Other important capacitor parameters include the Equivalent Series Resistance (E.S.R) of the capacitor. The ESR in conjunction with the ripple current determines the ripple voltage on the output, for typical values of MLCC the ESR ranges from 2-10m Ω . In addition, carful attention must be paid to the voltage rating of the capacitor the voltage rating of a capacitor must never be exceeded. In addition, the DC bias voltage rating can reduce the measured capacitance by as much as 50% when the voltage is at half of the max rating, make sure to look at the DC bias de-rating curves when selecting a capacitor.



MOSFETS

When selecting the appropriate FET to use attention must be paid to the gate to source rating, input capacitance, and maximum power dissipation.

Most FETs are specified by an on resistance (RDS $_{ON}$) for a given gate to source voltage (V $_{GS}$). It is essential to ensure that the FETs used will always have a V $_{GS}$ voltage grater then the minimum value shown on the datasheet. It is worth noting that the specified V $_{GS}$ voltage must not be confused with the threshold voltage of the FET.

The input capacitance must be chosen such that the rise and fall times specified in the datasheet do not exceed ~5% of the switching period.

To ensure the maximum load current will not exceed the power rating of the FET, the power dissipation of each FET must be determined. It is important to look at each FET individually and then add the power dissipation of complementary FETs after the power dissipation over one cycle has been determined. The Power dissipation can be approximated as follows:

Equation 6:
$$P \sim R_{DSON} * I_L^2 * T_{ON}$$

Where T_{ON} is the on time of the primary switch. T_{ON} can be calculated as follows:

Equations 7, 8, 9:

$$Buck - NFET : (1 - \frac{V_O}{V_{IN}}) * T$$

$$Buck - PFET : \frac{V_O}{V_{IN}} * T$$

$$Boost: (\frac{V_O - V_{IN}}{V_O}) * T$$

Compensation:

Summit provides a design tool to called Summit Power Designer" that will automatically calculate the compensation values for a design or allow the system to be customized for a particular application. The power designer software can be found at http://www.summitmicro.com/prod_select/xls/SummitPo werDesigner Install.zip.






Figure 23 – Applications schematic shown the SMB122 programmable power manager.



ltem	Description	Quantity	Reference Designator
Сара	citors		
1	0.1uF	21	C1, C3, C5, C11, C12, C15, C17, C18, C22, C26, C31, C38, C39, C41, C43, C47, C48, C54, C56, C59, C60
2	1uF	3	C2, C4, C6
3	680pF	5	C7, C9, C21, C29, C45
4	NP	6	C8, C20, C24, C36, C44, C51
5	10uF	15	C10, C13, C14, C16, C19, C23, C25, C30, C33, C37, C40, C42, C46, C53, C55
8	330pF	1	C27
9	22pF	1	C28
10	0.1uF	2	C34, C50
11	2700pF	1	C35
12	4.7uF	1	C49
13	10000pF	1	C52
Semi	conductors		
14	Diode	7	D1, D2, D15, D16, D17, D21, D22
15	LED white	7	D7, D8, D9, D10, D11, D12, D13
16	MOSFET, N- CHANNEL	3	Q1, Q2, Q3
17	MOSFET, Complementary	3	Q4, Q5, Q6
18	MOSFET, P-CHANNEL	3	Q7, Q9, Q11
Magn	etics		
19	Inductor, 10uH	6	L1, L2, L3, L4, L5, L6
20	Inductor, 6.8uH	1	L7
Resis	tors		
21	10ΚΩ	3	RT1, R26, R65
22	47ΚΩ	8	R5, R6, R7, R8, R9, R10, R53, R63
23	100ΚΩ	3	R11, R12, R34
24	49.9ΚΩ	1	R13
25	3Ω	9	R14, R19, R22, R39, R40, R41, R43, R44, R69
26	100Ω	5	R15, R16, R17, R50, R64
27	80.6ΚΩ	1	R23
28	20ΚΩ	2	R24, R47
29	499Ω	2	R25, R48
30	0.1Ω	3	R30, R35, R49
31	237ΚΩ	1	R31
32	200ΚΩ	3	R32, R38, R46
33	90.9ΚΩ	1	R36
34	12.1ΚΩ	1	R37
35	1ΚΩ	1	R45
36	24.9ΚΩ	1	R54
37	20Ω	1	R66



DEVELOPMENT HARDWARE & SOFTWARE

The end user can obtain the Summit SMX3200 parallel port programming system or the I^2C2USB (SMX3201) USB programming system for device prototype development. The SMX3200(1) system consist of a programming Dongle, cable and WindowsTM GUI software. It can be ordered on the website or from a local representative. The latest revisions of all software and an application brief describing the SMX3200 and SMX3201 are available from the website (http://www.summitmicro.com).

The SMX3200 programming Dongle/cable interfaces directly between a PC's parallel port and the target application; while the SMX3201 interfaces directly to the PC's USB port and the target application. The

device is then configured on-screen via an intuitive graphical user interface employing drop-down menus.

The Windows GUI software will generate the data and send it in I²C serial bus format so that it can be directly downloaded to the SMB122 or SMB122X via the programming Dongle and cable. An example of the connection interface is shown in Figure 14.

When design prototyping is complete, the software can generate a HEX data file that should be transmitted to Summit for approval. Summit will then assign a unique customer ID to the HEX code and program production devices before the final electrical test operations. This will ensure proper device operation in the end application.




Figure 24 - SMX3200 Programmer I²C serial bus connections to program the SMB122 and SMB122X.



I²C PROGRAMMING INFORMATION

SERIAL INTERFACE

Access to the configuration registers, general-purpose memory and command and status registers is carried out over an industry standard 2-wire serial interface (I²C). SDA is a bi-directional data line and SCL is a clock input. Data is clocked in on the rising edge of SCL and clocked out on the falling edge of SCL. All data transfers begin with the MSB. During data transfers, SDA must remain stable while SCL is high. Data is transferred in 8-bit packets with an intervening clock period in which an Acknowledge is provided by the device receiving data. The SCL high period (t_{HIGH}) is used for generating Start and Stop conditions that precede and end most transactions on the serial bus. A high-to-low transition of SDA while SCL is high is considered a Start condition while a low-to-high transition of SDA while SCL is high is considered a Stop condition.

The interface protocol allows operation of multiple devices and types of devices on a single bus through unique device addressing. The address byte is comprised of a 7-bit device type identifier (slave address). The remaining bit indicates either a read or a write operation. Refer to Table 1 for a description of the address bytes used by the SMB122 and the SMB122X.

The device type identifier for the memory array, the configuration registers and the command and status registers are accessible with the same slave address. The slave address can be can be programmed to any seven bit number 0000000_{BIN} through 111111_{BIN} .

WRITE

Writing to the memory or a configuration register is illustrated in Figures 25, 26, 28, and 29. A Start condition followed by the slave address byte is provided by the host; the SMB122 or SMB122X respond with an Acknowledge; the host then responds by sending the memory address pointer or configuration register address pointer; the SMB122 responds with an acknowledge; the host then clocks in one byte of data. For memory and configuration register writes, up to 15 additional bytes of data can be clocked in by the host to write to consecutive addresses within the same page.

After the last byte is clocked in and the host receives an Acknowledge, a Stop condition must be issued to initiate the nonvolatile write operation.

READ

The address pointer for the non-volatile configuration registers and memory registers as well as the volatile command and status registers must be set before data can be read from the SMB122 and SMB122X. This is accomplished by issuing a dummy write command, which is a write command that is not followed by a Stop condition. A dummy write command sets the address from which data is read. After the dummy write command is issued, a Start command followed by the address byte is sent from the host. The host then waits for an Acknowledge and then begins clocking data out of the slave device. The first byte read is data from the address pointer set during the dummy write command. Additional bytes can be clocked out of consecutive addresses with the host providing an Acknowledge after each byte. After the data is read from the desired registers, the read operation is terminated by the host holding SDA high during the Acknowledge clock cycle and then issuing a Stop condition. Refer to Figures 27, and 30 for an illustration of the read sequence.

CONFIGURATION REGISTERS

The configuration registers are grouped with the general-purpose memory. Writing and reading the configuration registers is shown in Figures 25, 26 and 27.

GENERAL-PURPOSE MEMORY

The 96-byte general-purpose memory block is segmented into two continuous independently lockable blocks. The first 48-byte memory block begins at register address pointer AO_{HEX} and the second memory block begins at the register address pointer CO_{HEX} ; see Table 2. Each memory block can be locked individually by writing to a dedicated register in the configuration memory space. Memory writes and reads are shown in Figures 28, 29, and 30.



GRAPHICAL USER INTERFACE (GUI)

Device configuration utilizing the Windows based SMB122 and SMB122X graphical user interface (GUI) is highly recommended. The software is available from the Summit website (www.summitmicro.com). Using the GUI in conjunction with this datasheet, simplifies the process of device prototyping and the interaction of the various functional blocks. A programming

Dongle (SMX3200) is available from Summit to communicate with the SMB122 and SMB122X. The Dongle connects directly to the parallel port of a PC and programs the device through a cable using the I²C bus protocol. See Figure 25 and the SMX3200 Data Sheet.

Slave Address	Register Type
	Configuration Registers are located in 00 _{HEX} thru 9F _{HEX}
ANY	General-Purpose Memory Block 0 is located in A0 _{HEX} thru BF _{HEX}
	General-Purpose Memory Block 1 is located in C0 _{HEX} thru FF _{HEX}

Table 2 - Address bytes used by the SMB122 and SMB122X.







Figure 25 – Configuration Register Byte Write







Figure 26 - Configuration Register Page Write








Figure 27 - Configuration Register Read





Figure 28 - General Purpose Memory Byte Write







Figure 29 - General Purpose Memory Page Write









Figure 30 - General Purpose Memory Read



PACKAGE




NOTE:


1, ALL DIMENSIONS ARE INCHES[mm]



PART MARKING



ORDERING INFORMATION



NOTICE

NOTE 1 - This is a *Final* data sheet that describes a Summit product currently in production.

SUMMIT Microelectronics, Inc. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. SUMMIT Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, SUMMIT Microelectronics, Inc. shall not be liable for any damages arising as a result of any error or omission.

SUMMIT Microelectronics, Inc. does not recommend the use of any of its products in life support or aviation applications where the failure or malfunction of the product can reasonably be expected to cause any failure of either system or to significantly affect their safety or effectiveness. Products are not authorized for use in such applications unless SUMMIT Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of SUMMIT Microelectronics, Inc. is adequately protected under the circumstances.

Revision 3.0 - This document supersedes all previous versions. Please check the Summit Microelectronics Inc. web site at www.summitmicro.com for data sheet updates.

© Copyright 2006 SUMMIT MICROELECTRONICS, Inc.

PROGRAMMABLE POWER FOR A GREEN PLANET™

I²C is a trademark of Philips Corporation Xscale is a trademark of Marvell Technology Group Ltd.