
TOSHIBA

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC4013BP, TC4013BF, TC4013BFN

TC4013B DUAL D-TYPE FLIP-FLOP


TC4013B contains two independent circuits of D type flip-flop. The input level applied to DATA input are transferred to Q and \overline{Q} output by rising edge of the clock pulse. When SET input is placed at "H", and RESET input is placed at "L", outputs become Q = "H", and \overline{Q} = "L". When RESET input is placed at "H", and SET input is placed at "L", outputs become Q = "L", and \overline{Q} = "H". When both of RESET input and SET input are at "H", outputs become Q = "H" and \overline{Q} = "H". (Note) The JEDEC SOP (FN) is not available in Japan.




MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
DC Supply Voltage	V _{DD}	$V_{SS} - 0.5 \sim V_{SS} + 20$	V
Input Voltage	VIN	$V_{SS} - 0.5 \sim V_{DD} + 0.5$	V
Output Voltage	V _{OUT}	$V_{SS} - 0.5 \sim V_{DD} + 0.5$	V
DC Input Current	I _{IN}	± 10	mA
Power Dissipation	P _D	300 (DIP) / 180 (SOIC)	mW
Operating Temperature Range	T _{opr}	- 40~85	°C
Storage Temperature Range	T _{stg}	- 65~150	°C


LOGIC DIAGRAM



PIN ASSIGNMENT



BLOCK DIAGRAM



961001EBA2

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

1997-12-11 1/7

<u>TOSHIBA</u>

TRUTH TABLE

	INP	UTS		Ουτ	OUTPUTS		
RESET	SET	DATA	ск∆	Qn + 1	Q n + 1		
L	н	*	*	н	L		
Н	L	*	*	L	н		
Н	н	*	*	н	н		
L	L	L	ſ	L	н		
L	L	н	Ŀ	н	L		
L	L	*	7	Qn	Qn		

961001EBA2'

The products described in this document are subject to foreign exchange and foreign trade control laws.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherrowise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
The information contained herein is subject to change without notice.

RECOMMENDED OPERATING CONDITIONS ($V_{SS} = 0V$)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
DC Supply Voltage	V _{DD}		3	—	18	V
Input Voltage	VIN		0	_	V_{DD}	V

STATIC ELECTRICAL CHARACTERISTICS ($V_{SS} = 0V$)


CHARACTERISTIC		SYM-	TEST CONDITION	V _{DD}	– 40°C		25°C			85		
СПАКА	CIERISTIC	BOL	TEST CONDITION	(V)	MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High-Lev Output		V _{OH}	$ I_{OUT} < 1\mu A$ $V_{IN} = V_{SS}, V_{DD}$	5 10 15	4.95 9.95 14.95	_ _	4.95 9.95 14.95	5.00 10.00 15.00		4.95 9.95 14.95	–	v
Low-Level Output Voltage		$ I_{OUT} < 1\mu A$ $V_{IN} = V_{SS}, V_{DD}$	5 10 15		0.05 0.05 0.05		0.00 0.00 0.00	0.05 0.05 0.05		0.05 0.05 0.05		
Output Current	High	I _{он}	$V_{OH} = 4.6V$ $V_{OH} = 2.5V$ $V_{OH} = 9.5V$ $V_{OH} = 13.5V$ $V_{IN} = V_{SS}, V_{DD}$	5 5 10 15	- 0.61 - 2.50 - 1.50 - 4.00	 	- 0.51 - 2.10 - 1.30 - 3.40	- 1.0 - 4.0 - 2.2 - 9.0		- 0.42 - 1.70 - 1.10 - 2.80		mA
Output Current	Low	I _{OL}	$V_{OL} = 0.4V$ $V_{OL} = 0.5V$ $V_{OL} = 1.5V$ $V_{IN} = V_{SS}, V_{DD}$	5 10 15	0.61 1.50 4.00		0.51 1.30 3.40	1.2 3.2 12.0		0.42 1.10 2.80		
Input Hi Voltage	gh	V _{IH}	$V_{OUT} = 0.5V, 4.5V \\ V_{OUT} = 1.0V, 9.0V \\ V_{OUT} = 1.5V, 13.5V \\ I_{OUT} < 1\mu A$	5 10 15	3.5 7.0 11.0	 _	3.5 7.0 11.0	2.75 5.50 8.25		3.50 7.00 11.00		v
Input Lo Voltage	w	V _{IL}	$V_{OUT} = 0.5V, 4.5V \\ V_{OUT} = 1.0V, 9.0V \\ V_{OUT} = 1.5V, 13.5V \\ I_{OUT} < 1\mu A$	5 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V
Input	"H" Level	I _{IH}	V _{IH} = 18V	18		0.1	—	10 ⁻⁵	0.1	—	1.0	
Current	"L" Level	I _{IL}	$V_{IL} = 0V$	18	_	- 0.1	_	- 10 ⁻⁵	-0.1	—	- 1.0	
Quiescer Current	nt Supply		$V_{IN} = V_{SS}, V_{DD} *$	5 10 15		1 2 4		0.002 0.004 0.008	1 2 4		30 60 120	μΑ

* All valid input combinations.

CHARACTERISTIC	SYMBOL	TEST CONDITION	V _{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Transition Time			5	—	70	200	
(Low to High)	t _{TLH}		10	—	35	100	
			15	—	30	80	
Output Transition Time			5	_	70	200	
Output Transition Time (High to Low)	t _{THL}		10	_	35	100	
(High to Low)			15	—	30	80	
Propagation Dolay Time			5		130	300	
Propagation Delay Time $(CK - Q, \overline{Q})$	t _{pLH}		10	_	65	130	ns
(CK - Q, Q)	t _{pHL}		15		50	90	
Description Dalas Time			5	_	110	300	
Propagation Delay Time	t _{pLH}		10	_	50	130	
(SET, RESET - Q, \overline{Q})			15	_	40	90	
			5	_	110	300	
Propagation Delay Time (SET, RESET - Q, \overline{Q})	t _{pHL}		10	_	50	130	
	P · · -		15	_	40	90	
Max. Clock Frequency			5	3.5	8	_	
	f _{CL}		10	8.0	16	_	MHz
			15	12.0	20	_	
			5		•		
Max. Clock Input Rise Time	t _{rCL}		10		μs		
Max. Clock Input Fall Time	t _{fCL}		15		No Limit		
			5		60	180	
Min. Pulse Width	t _w		10	_	30	80	
(SET, RESET)			15	_	25	50	
			5		60	140	ns
Min. Clock Pulse Width	t _w		10	_	30	60	
			15	_	25	40	
			5		_	40	
Min. Set-up Time	t _{su}		10	_	_	20	
(DATA - CK)	-50		15	_	_	15	
-			5		20	40	-
Min. Hold Time	t _H		10 —	10	20		
(DATA - CK)			15	_	6	15	ns
			5			40	-
Min. Removal Time	t _{rem}		10			20	
(SET, RESET - CK)	rem		15	_	_	15	
			1			7.5	pF


DYNAMIC ELECTRICAL CHARACTERISTICS (Ta = 25^{\circ}C, Vss = 0V, C_L = 50_{P}F)


WAVEFORM FOR MEASUREMENT OF DYNAMIC CHARACTERISTICS



DIP 14PIN OUTLINE DRAWING (DIP14-P-300-2.54)

Unit in mm





Weight : 0.18g (Typ.)

