Triacs logic level BT132 series D

GENERAL DESCRIPTION

Glass passivated, sensitive gate triacs in a plastic envelope, intended for use in general purpose bidirectional switching and phase control applications. These devices are intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
V _{DRM} I _{T(RMS)} I _{TSM}	BT132- Repetitive peak off-state voltages RMS on-state current Non-repetitive peak on-state current	500D 500 1 16	600D 600 1 16	V A A


PINNING - TO92

PIN	DESCRIPTION		
1	main terminal 2		
2	gate		
3	main terminal 1		

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
V_{DRM}	Repetitive peak off-state voltages		-	-500 500 ¹	-600 600 ¹	V
I _{T(RMS)} I _{TSM}	RMS on-state current Non-repetitive peak on-state current	full sine wave; T _{lead} ≤51 °C full sine wave; T _j = 25 °C prior to surge t = 20 ms	-	1		A
l²t dl _⊤ /dt	I ² t for fusing Repetitive rate of rise of on-state current after	t = 20 H/s t = 16.7 ms t = 10 ms $I_{TM} = 1.5 \text{ A}$; $I_{G} = 0.2 \text{ A}$; $dI_{G}/dt = 0.2 \text{ A}/\mu\text{s}$	-	17	6 7.6 28	A A A ² s
	triggering	T2+ G+ T2+ G- T2- G- T2- G+	-	5 5	0 0 0 0	A/μs A/μs A/μs A/μs
I _{GM} V _{GM} P _{GM} P _{G(AV)}	Peak gate current Peak gate voltage Peak gate power Average gate power	over any 20 ms period	-	0	2 5 5 .5	V W W
T_{stg}	Storage temperature Operating junction temperature		-40 -		50 25	°C °C

January 1998 1 Rev 1.000

¹ Although not recommended, off-state voltages up to 800V may be applied without damage, but the triac may switch to the on-state. The rate of rise of current should not exceed 3 Å/µs.

BT132 series D

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R _{th j-lead}	Thermal resistance iunction to lead	full cycle half cycle		-	60 80	K/W K/W
R _{th j-a}	Thermal resistance junction to ambient	pcb mounted;lead length = 4mm	-	150	-	K/W

STATIC CHARACTERISTICS

T_i = 25 °C unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{GT}	Gate trigger current	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}$				
		T2+ G	- -	2.0	5	mΑ
		T2+ G		2.5	5 5	mΑ
		T2- G-		2.5		mΑ
		T2- G+	-	5.0	10	mΑ
I _L	Latching current	$V_D = 12 \text{ V}; I_{GT} = 0.1 \text{ A}$				
		T2+ G		1.6	10	mA
		T2+ G		4.5	15	mA
		<u>T</u> 2- G-		1.2	10	mĄ
1.		T2- G+	-	2.2	15	mĄ
l l _H	Holding current	$V_D = 12 \text{ V}; I_{GT} = 0.1 \text{ A}$	-	1.2	10	mΑ
│ I _H │ V _T │ V _{GT}	On-state voltage	$I_T = 5 A$	-	1.4	1.70	V
V_{GT}	Gate trigger voltage	$\dot{V}_{D} = 12 \text{ V}; I_{T} = 0.1 \text{ A}$		0.7	1.5	V
1.		$V_D = 400 \text{ V}; I_T = 0.1 \text{ A}; T_j = 125 \text{ °C}$ $V_D = V_{DRM(max)}; T_j = 125 \text{ °C}$	0.25	0.4		V
I _D	Off-state leakage current	$V_D = V_{DRM(max)}$; $T_j = 125 ^{\circ}C$	-	0.1	0.5	mA

DYNAMIC CHARACTERISTICS

T_i = 25 °C unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
dV _D /dt	Critical rate of rise of	$V_{DM} = 67\% V_{DRM(max)}; T_j = 125 °C;$	-	5	-	V/μs
t _{gt}	off-state voltage Gate controlled turn-on time	exponential waveform; $R_{GK} = 1 \text{ k}\Omega$ $I_{TM} = 6 \text{ A}$; $V_D = V_{DRM(max)}$; $I_G = 0.1 \text{ A}$; $dI_G/dt = 5 \text{ A}/\mu s$	-	2	-	μs

Triacs logic level

BT132 series D




Fig.1. Maximum on-state dissipation, P_{tot} , versus rms on-state current, $I_{T(RMS)}$, where α = conduction angle.




Fig.4. Maximum permissible rms current $I_{T(RMS)}$, versus lead temperature T_{lead} .




Fig.2. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus pulse width t_p , for sinusoidal currents, $t_p \le 20$ ms.




Fig.5. Maximum permissible repetitive rms on-state current $I_{T(RMS)}$, versus surge duration, for sinusoidal currents, f = 50 Hz; $T_{lead} \le 51$ °C.




Fig.3. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus number of cycles, for sinusoidal currents, f = 50 Hz.







Fig.6. Normalised gate trigger voltage $V_{GT}(T_j)/V_{GT}(25\,^{\circ}C)$, versus junction temperature T_j .


Triacs logic level BT132 series D






IL(Tj) IL(25°C) 2.5 2 1 0.5 0 -50 0 50 Tj /℃ 100 150 Fig.8. Normalised latching current $I_L(T_j)/I_L(25^{\circ}C)$, versus junction temperature T_j .








dVD/dt (V/us

1000

100

10




100

50

BT132 series D

MECHANICAL DATA



Notes
1. Epoxy meets UL94 V0 at 1/8".

Triacs logic level BT132 series D

DEFINITIONS

Data sheet status					
Objective specification	This data sheet contains target or goal specifications for product development.				
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.				
Product specification	This data sheet contains final product specifications.				

Limiting values

Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

© Philips Electronics N.V. 1998

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.