

# TISP1072F3, TISP1082F3 DUAL ASYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

Copyright © 1997, Power Innovations Limited, UK

SEPTEMBER 1993 - REVISED SEPTEMBER 1997

## TELECOMMUNICATION SYSTEM SECONDARY PROTECTION

- **Ion-Implanted Breakdown Region**  
**Precise and Stable Voltage**  
**Low Voltage Overshoot under Surge**

DEVICE	V <sub>DRM</sub> V	V <sub>(BO)</sub> V
'1072F3	- 58	- 72
'1082F3	- 66	- 82

- **Planar Passivated Junctions**  
**Low Off-State Current < 10 µA**
- **Rated for International Surge Wave Shapes**

WAVE SHAPE	STANDARD	I <sub>TSP</sub> A
2/10 µs	FCC Part 68	80
8/20 µs	ANSI C62.41	70
10/160 µs	FCC Part 68	60
10/560 µs	FCC Part 68	45
0.5/700 µs	RLM 88	38
10/700 µs	FTZ R12	50
	VDE 0433	50
	CCITT IX K17/K20	50
10/1000 µs	REA PE-60	35

- **Surface Mount and Through-Hole Options**

PACKAGE	PART # SUFFIX
Small-outline	D
Small-outline taped and reeled	DR
Plastic DIP	P
Single-in-line	SL


- **UL Recognized, E132482**

### description

These dual asymmetrical transient voltage suppressors are designed for the overvoltage protection of ICs used for the SLIC (Subscriber Line Interface Circuit) function. The IC line driver section is typically powered with 0 V and a negative supply. The TISP1xxxF3 limits voltages that exceed these supply rails and is offered in two voltage variants to match typical negative supply voltage values.


High voltages can occur on the line as a result of exposure to lightning strikes and a.c. power surges. Negative transients are initially limited by breakdown clamping until the voltage rises to the

**D PACKAGE  
(TOP VIEW)**




NC - No internal connection

**P PACKAGE  
(TOP VIEW)**




Specified T terminal ratings require connection of pins 1 and 8.  
Specified R terminal ratings require connection of pins 4 and 5.

**SL PACKAGE  
(TOP VIEW)**



### device symbol



Terminals T, R and G correspond to the alternative line designators of A, B and C

breakover level, which causes the device to crowbar. The high crowbar holding current prevents d.c. latchup as the current subsides. Positive transients are limited by diode forward conduction. These protectors are guaranteed to suppress and withstand the listed international lightning surges on any terminal pair

## PRODUCT INFORMATION

Information is current as of publication date. Products conform to specifications in accordance with the terms of Power Innovations standard warranty. Production processing does not necessarily include testing of all parameters.



# TISP1072F3, TISP1082F3 DUAL ASYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

SEPTEMBER 1993 - REVISED SEPTEMBER 1997

## description (continued)

These monolithic protection devices are fabricated in ion-implanted planar structures to ensure precise and matched breakover control and are virtually transparent to the system in normal operation

The small-outline 8-pin assignment has been carefully chosen for these devices to maximise the inter-pin clearance and creepage distances which are used by standards (e.g. IEC950) to establish voltage withstand ratings.

## absolute maximum ratings

RATING		SYMBOL	VALUE	UNIT
Repetitive peak off-state voltage ( $0^{\circ}\text{C} < T_J < 70^{\circ}\text{C}$ )	'1072F3	$V_{\text{DRM}}$	-58	V
	'1082F3		-66	
Non-repetitive peak on-state pulse current (see Notes 1, 2 and 3)		$I_{\text{TSP}}$	120 80 70 60 50 38 50 50 45 35	A
1/2 $\mu\text{s}$ (Gas tube differential transient, open-circuit voltage wave shape 1/2 $\mu\text{s}$ )				
2/10 $\mu\text{s}$ (FCC Part 68, open-circuit voltage wave shape 2/10 $\mu\text{s}$ )				
8/20 $\mu\text{s}$ (ANSI C62.41, open-circuit voltage wave shape 1.2/50 $\mu\text{s}$ )				
10/160 $\mu\text{s}$ (FCC Part 68, open-circuit voltage wave shape 10/160 $\mu\text{s}$ )				
5/200 $\mu\text{s}$ (VDE 0433, open-circuit voltage wave shape 2 kV, 10/700 $\mu\text{s}$ )				
0.2/310 $\mu\text{s}$ (RLM 88, open-circuit voltage wave shape 1.5 kV, 0.5/700 $\mu\text{s}$ )				
5/310 $\mu\text{s}$ (CCITT IX K17/K20, open-circuit voltage wave shape 2 kV, 10/700 $\mu\text{s}$ )				
5/310 $\mu\text{s}$ (FTZ R12, open-circuit voltage wave shape 2 kV, 10/700 $\mu\text{s}$ )				
10/560 $\mu\text{s}$ (FCC Part 68, open-circuit voltage wave shape 10/560 $\mu\text{s}$ )				
10/1000 $\mu\text{s}$ (REA PE-60, open-circuit voltage wave shape 10/1000 $\mu\text{s}$ )				
Non-repetitive peak on-state current (see Notes 2 and 3)  50 Hz, 1 s	D Package	$I_{\text{TSM}}$	4	A rms
	P Package		6	
	SL Package		6	
Initial rate of rise of on-state current, Linear current ramp, Maximum ramp value < 38 A		$di_T/dt$	250	A/ $\mu\text{s}$
Junction temperature		$T_J$	-40 to +150	$^{\circ}\text{C}$
Storage temperature range		$T_{\text{stg}}$	-40 to +150	$^{\circ}\text{C}$

- NOTES: 1. Further details on surge wave shapes are contained in the Applications Information section.  
 2. Initially the TISP must be in thermal equilibrium with  $0^{\circ}\text{C} < T_J < 70^{\circ}\text{C}$ . The surge may be repeated after the TISP returns to its initial conditions.  
 3. Above  $70^{\circ}\text{C}$ , derate linearly to zero at  $150^{\circ}\text{C}$  lead temperature.

## electrical characteristics for the T and R terminals, $25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TISP1072F3			TISP1082F3			UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX		
$I_{\text{DRM}}$ Repetitive peak off-state current	$V_D = \pm V_{\text{DRM}}$ , $0^{\circ}\text{C} < T_J < 70^{\circ}\text{C}$			$\pm 10$			$\pm 10$	$\mu\text{A}$	
$I_D$ Off-state current	$V_D = \pm 50\text{ V}$			$\pm 10$			$\pm 10$	$\mu\text{A}$	
$C_{\text{off}}$ Off-state capacitance	$f = 100\text{ kHz}$ , $V_d = 100\text{ mV}$ $V_D = 0$ (see Note 4)	D Package	0.08	0.5		0.08	0.5	pF	
		P Package		0.06	0.4		0.06	0.4	pF
		SL Package		0.02	0.3		0.02	0.3	pF

NOTE 4: Further details on capacitance are given in the Applications Information section.

# TISP1072F3, TISP1082F3 DUAL ASYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

SEPTEMBER 1993 - REVISED SEPTEMBER 1997

## electrical characteristics for the T and G and R and G terminals, 25°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TISP1072F3			TISP1082F3			UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX		
$I_{DRM}$	Repetitive peak off-state current $V_D = V_{DRM}, 0^\circ\text{C} < T_J < 70^\circ\text{C}$			-10			-10	$\mu\text{A}$	
$V_{(BO)}$	Breakover voltage $dv/dt = -250 \text{ V/ms}, R_{SOURCE} = 300 \Omega$			-72			-82	V	
$V_{(BO)}$	Impulse breakover voltage $dv/dt = -1000 \text{ V}/\mu\text{s}, R_{SOURCE} = 50 \Omega,$ $di/dt < -20 \text{ A}/\mu\text{s}$		-78			-92		V	
$I_{(BO)}$	Breakover current $dv/dt = -250 \text{ V/ms}, R_{SOURCE} = 300 \Omega$	-0.1		-0.6	-0.1		-0.6	A	
$V_{FRM}$	Peak forward recovery voltage $dv/dt = 1000 \text{ V}/\mu\text{s}, R_{SOURCE} = 50 \Omega,$ $di_F/dt < 20 \text{ A}/\mu\text{s}$		3.3			3.3		V	
$V_F$	Forward voltage $I_T = 5 \text{ A}, t_W = 100 \mu\text{s}$			3			3	V	
$V_T$	On-state voltage $I_T = -5 \text{ A}, t_W = 100 \mu\text{s}$			-3			-3	V	
$I_H$	Holding current $di/dt = +30 \text{ mA/ms}$	-0.15			-0.15			A	
$dv/dt$	Critical rate of rise of off-state voltage Linear voltage ramp Maximum ramp value $< 0.85V_{DRM}$	-5			-5			$\text{kV}/\mu\text{s}$	
$I_D$	Off-state current $V_D = -50 \text{ V}$			-10			-10	$\mu\text{A}$	
$C_{off}$	Off-state capacitance $f = 100 \text{ kHz}, V_d = 100 \text{ mV}$ Third terminal voltage = 0 (see Note 5)	$V_D = 0,$		150	240		130	240	pF
		$V_D = -5 \text{ V}$		65	104		55	104	pF
		$V_D = -50 \text{ V}$		30	48		25	48	pF

NOTE 5: Further details on capacitance are given in the Applications Information section.

## thermal characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$R_{\theta JA}$	Junction to free air thermal resistance $P_{tot} = 0.8 \text{ W}, T_A = 25^\circ\text{C}$ $5 \text{ cm}^2, \text{FR4 PCB}$	D Package			160	$^\circ\text{C}/\text{W}$
		P Package			100	
		SL Package			105	

TISP1072F3, TISP1082F3  
 DUAL ASYMMETRICAL TRANSIENT  
 VOLTAGE SUPPRESSORS

SEPTEMBER 1993 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION




Figure 1. VOLTAGE-CURRENT CHARACTERISTIC FOR TERMINALS R AND G OR T AND G




Figure 2. VOLTAGE-CURRENT CHARACTERISTIC FOR TERMINALS R AND T

PRODUCT INFORMATION

# TISP1072F3, TISP1082F3 DUAL ASYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

SEPTEMBER 1993 - REVISED SEPTEMBER 1997

## TYPICAL CHARACTERISTICS R and G, or T and G terminals




Figure 3.




Figure 4.




Figure 5.




Figure 6.

TISP1072F3, TISP1082F3  
 DUAL ASYMMETRICAL TRANSIENT  
 VOLTAGE SUPPRESSORS

SEPTEMBER 1993 - REVISED SEPTEMBER 1997

TYPICAL CHARACTERISTICS  
 R and G, or T and G terminals

HOLDING CURRENT & BREAKOVER CURRENT  
 VS  
 JUNCTION TEMPERATURE




Figure 7.

NORMALISED BREAKOVER VOLTAGE  
 VS  
 RATE OF RISE OF PRINCIPLE CURRENT




Figure 8.

PEAK FORWARD RECOVERY VOLTAGE  
 VS  
 RATE OF RISE OF PRINCIPLE CURRENT




Figure 9.

OFF-STATE CAPACITANCE  
 VS  
 R or T TERMINAL VOLTAGE (NEGATIVE)




Figure 10.

PRODUCT INFORMATION

TYPICAL CHARACTERISTICS  
 R and G, or T and G terminals




Figure 11.




Figure 12.

SURGE CURRENT  
 vs  
 DECAY TIME




Figure 13.

# TISP1072F3, TISP1082F3 DUAL ASYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

SEPTEMBER 1993 - REVISED SEPTEMBER 1997

## TYPICAL CHARACTERISTICS R and T terminals

### OFF-STATE CURRENT vs JUNCTION TEMPERATURE




Figure 14.

### BREAKDOWN VOLTAGES vs JUNCTION TEMPERATURE




Figure 15.

### HOLDING CURRENT & BREAKOVER CURRENT vs JUNCTION TEMPERATURE




Figure 16.

### NORMALISED BREAKOVER VOLTAGE vs RATE OF RISE OF PRINCIPLE CURRENT




Figure 17.

## PRODUCT INFORMATION



TYPICAL CHARACTERISTICS  
 R and T terminals

OFF-STATE CAPACITANCE

vs

TERMINAL VOLTAGE




Figure 18.

THERMAL INFORMATION

MAXIMUM NON-RECURRING 50 Hz CURRENT

vs

CURRENT DURATION




Figure 19.

THERMAL RESPONSE




Figure 20.

# TISP1072F3, TISP1082F3 DUAL ASYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS

SEPTEMBER 1993 - REVISED SEPTEMBER 1997

## APPLICATIONS INFORMATION

### electrical characteristics

The electrical characteristics of a TISP are strongly dependent on junction temperature,  $T_J$ . Hence a characteristic value will depend on the junction temperature at the instant of measurement. The values given in this data sheet were measured on commercial testers, which generally minimise the temperature rise caused by testing. Application values may be calculated from the parameters' temperature coefficient, the power dissipated and the thermal response curve  $Z_{\theta}$  (see M. J. Maytum, "Transient Suppressor Dynamic Parameters." TI Technical Journal, vol. 6, No. 4, pp.63-70, July-August 1989).

### lightning surge

#### wave shape notation

Most lightning tests, used for equipment verification, specify a unidirectional sawtooth waveform which has an exponential rise and an exponential decay. Wave shapes are classified in terms of peak amplitude (voltage or current), rise time and a decay time to 50% of the maximum amplitude. The notation used for the wave shape is *amplitude, rise time/decay time*. A 50A, 5/310  $\mu$ s wave shape would have a peak current value of 50 A, a rise time of 5  $\mu$ s and a decay time of 310  $\mu$ s. The TISP surge current graph comprehends the wave shapes of commonly used surges.

### generators

There are three categories of surge generator type, single wave shape, combination wave shape and circuit defined. Single wave shape generators have essentially the same wave shape for the open circuit voltage and short circuit current (e.g. 10/1000  $\mu$ s open circuit voltage and short circuit current). Combination generators have two wave shapes, one for the open circuit voltage and the other for the short circuit current (e.g. 1.2/50  $\mu$ s open circuit voltage and 8/20  $\mu$ s short circuit current) Circuit specified generators usually equate to a combination generator, although typically only the open circuit voltage waveshape is referenced (e.g. a 10/700  $\mu$ s open circuit voltage generator typically produces a 5/310  $\mu$ s short circuit current). If the combination or circuit defined generators operate into a finite resistance the wave shape produced is intermediate between the open circuit and short circuit values.

### current rating

When the TISP switches into the on-state it has a very low impedance. As a result, although the surge wave shape may be defined in terms of open circuit voltage, it is the current wave shape that must be used to assess the required TISP surge capability. As an example, the CCITT IX K17 1.5 kV, 10/700  $\mu$ s surge is changed to a 38 A, 5/310  $\mu$ s waveshape when driving into a short circuit. Thus the TISP surge current capability, when directly connected to the generator, will be found for the CCITT IX K17 waveform at 310  $\mu$ s on the surge graph and not 700  $\mu$ s. Some common short circuit equivalents are tabulated below:

STANDARD	OPEN CIRCUIT VOLTAGE	SHORT CIRCUIT CURRENT
CCITT IX K17	1.5 kV, 10/700 $\mu$ s	38 A, 5/310 $\mu$ s
CCITT IX K20	1 kV, 10/700 $\mu$ s	25 A, 5/310 $\mu$ s
RLM88	1.5 kV, 0.5/700 $\mu$ s	38 A, 0.2/310 $\mu$ s
VDE 0433	2.0 kV, 10/700 $\mu$ s	50 A, 5/200 $\mu$ s
FTZ R12	2.0 kV, 10/700 $\mu$ s	50 A, 5/310 $\mu$ s

Any series resistance in the protected equipment will reduce the peak circuit current to less than the generators' short circuit value. A 2 kV open circuit voltage, 50 A short circuit current generator has an effective output impedance of 40  $\Omega$  (2000/50). If the equipment has a series resistance of 25  $\Omega$  then the surge current requirement of the TISP becomes 31 A (2000/65) and not 50 A.

## PRODUCT INFORMATION

APPLICATIONS INFORMATION

protection voltage

The protection voltage, ( $V_{(BO)}$ ), increases under lightning surge conditions due to thyristor regeneration. This increase is dependent on the rate of current rise,  $di/dt$ , when the TISP is clamping the voltage in its breakdown region. The  $V_{(BO)}$  value under surge conditions can be estimated by multiplying the 50 Hz rate  $V_{(BO)}$  (250 V/ms) value by the normalised increase at the surge's  $di/dt$  (Figure 8.) . An estimate of the  $di/dt$  can be made from the surge generator voltage rate of rise,  $dv/dt$ , and the circuit resistance.

As an example, the CCITT IX K17 1.5 kV, 10/700  $\mu$ s surge has an average  $dv/dt$  of 150 V/ $\mu$ s, but, as the rise is exponential, the initial  $dv/dt$  is higher, being in the region of 450 V/ $\mu$ s. The instantaneous generator output resistance is 25  $\Omega$ . If the equipment has an additional series resistance of 20  $\Omega$ , the total series resistance becomes 45  $\Omega$ . The maximum  $di/dt$  then can be estimated as  $450/45 = 10$  A/ $\mu$ s. In practice the measured  $di/dt$  and protection voltage increase will be lower due to inductive effects and the finite slope resistance of the TISP breakdown region.

capacitance

off-state capacitance

The off-state capacitance of a TISP is sensitive to junction temperature,  $T_J$ , and the bias voltage, comprising of the dc voltage,  $V_D$ , and the ac voltage,  $V_d$ . All the capacitance values in this data sheet are measured with an ac voltage of 100 mV. The typical 25°C variation of capacitance value with ac bias is shown in Figure 21. When  $V_D \gg V_d$  the capacitance value is independent on the value of  $V_d$ . The capacitance is essentially constant over the range of normal telecommunication frequencies.




Figure 21.


**TISP1072F3, TISP1082F3  
DUAL ASYMMETRICAL TRANSIENT  
VOLTAGE SUPPRESSORS**

SEPTEMBER 1993 - REVISED SEPTEMBER 1997

**APPLICATIONS INFORMATION**

**longitudinal balance**

Figure 22 shows a three terminal TISP with its equivalent "delta" capacitance. Each capacitance,  $C_{TG}$ ,  $C_{RG}$  and  $C_{TR}$ , is the true terminal pair capacitance measured with a three terminal or guarded capacitance bridge. If wire R is biased at a larger potential than wire T then  $C_{TG} > C_{RG}$ . Capacitance  $C_{TG}$  is equivalent to a capacitance of  $C_{RG}$  in parallel with the capacitive difference of  $(C_{TG} - C_{RG})$ . The line capacitive unbalance is due to  $(C_{TG} - C_{RG})$  and the capacitance shunting the line is  $C_{TR} + C_{RG}/2$ .



**Figure 22.**

All capacitance measurements in this data sheet are three terminal guarded to allow the designer to accurately assess capacitive unbalance effects. Simple two terminal capacitance meters (unguarded third terminal) give false readings as the shunt capacitance via the third terminal is included.

TISP1072F3, TISP1082F3  
 DUAL ASYMMETRICAL TRANSIENT  
 VOLTAGE SUPPRESSORS


SEPTEMBER 1993 - REVISED SEPTEMBER 1997

MECHANICAL DATA

D008

plastic small-outline package

This small-outline package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material condition.  
 B. Body dimensions do not include mold flash or protrusion.  
 C. Mold flash or protrusion shall not exceed 0,15 (0.006).  
 D. Lead tips to be planar within ±0,051 (0.002).

MDXXAA

PRODUCT INFORMATION



# TISP1072F3, TISP1082F3 DUAL ASYMMETRICAL TRANSIENT VOLTAGE SUPPRESSORS


SEPTEMBER 1993 - REVISED SEPTEMBER 1997

## MECHANICAL DATA

### P008

#### plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position

MDXXABA


## PRODUCT INFORMATION

MECHANICAL DATA

SL003

3-pin plastic single-in-line package

This single-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.  
 B. Body molding flash of up to 0,15 (0.006) may occur in the package lead plane.

MDXXAD


**TISP1072F3, TISP1082F3  
DUAL ASYMMETRICAL TRANSIENT  
VOLTAGE SUPPRESSORS**

SEPTEMBER 1993 - REVISED SEPTEMBER 1997

**MECHANICAL DATA**

**D008**

**tape dimensions**



NOTES: A. Taped devices are supplied on a reel of the following dimensions:-

MDXXAT

Reel diameter:	330 +0,0/-4,0 mm
Reel hub diameter:	100 ±2,0 mm
Reel axial hole:	13,0 ±0,2 mm

B. 2500 devices are on a reel.

**PRODUCT INFORMATION**



### IMPORTANT NOTICE

Power Innovations Limited (PI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to verify, before placing orders, that the information being relied on is current.

PI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with PI's standard warranty. Testing and other quality control techniques are utilized to the extent PI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except as mandated by government requirements.

PI accepts no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor is any license, either express or implied, granted under any patent right, copyright, design right, or other intellectual property right of PI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

PI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS.

Copyright © 1997, Power Innovations Limited