SM5828B

8-bit Advanced Shift Register

iable-length 8-bit shift register fabricated using NPC's original molybdenum-gate ne external input pins of the IC allow 1 to 128-step shift register settings. The ximum frequency of 20 MHz ensures high-speed operation.

used, data is retained even when the shift clock is stopped.

■ PACKAGE DIMENSIONS (Unit: mm)

ngs allel input/output

n circulation and non-


ing clock frequency 20

V ±0.5 V

compatible ic, ceramic)

e CMOS construction

• Plastic (SM5828BP)




• Ceramic (SM5828BC)


Package	l
8-pin plastic DIP	l
-pin ceramic DIP	

• Cerainic (SM3626DC)

NAEWoaded from Elcodis.com electronic components distributor



ation of the variable-length shift register shows the configuration of the variable-length shift register. According to the the figure that the output of each shift register block, realizing 1 to 128. The last 1-step register is always used.



SM5828B

ame	Description
N0:	Data input (0)
N1	Data input (1)
N2	Data input (2)
N3	Data input (3)
N4	Data input (4)
N5	Data input (5)
N6	Data input (6)
N7	Data input (7)
S6	Data length select (6)
S5	Data length select (5)
S4	Data length select (4)
S3	Data length select (3)
CLK	Clock input
Vss	Ground
S2	Register length select (2)
S1	Register length select (1)
S0	Register length select (0)
UT7	Data output (7)
UT6	Data output (6)
UT5	Data output (5)
UT4	Data output (4)
UT3	Data output (3)
UT2	Data output (2)
UT1	Data output (1)
UT0	Data output (0)
OE	Output enable
NRC	Circulation and non-circulation control
V _{DD}	Power supply $(5 \pm 0.5 \text{ V})$

SM5828B

RISTICS

SM5828BP ... Ta = -20 to 70 °C, VDD = 4.5 to 5.5 V, Vss = 0 V SM5828BC ... Ta = -30 to 85 °C, VDD = 4.5 to 5.5 V, Vss = 0 V unless otherwise noted.)

Pin	Symbol	Condition		Rating		Unit	Remarks
ķm	Symbol	Condition	MIN	TYP	MAX		1 Community
VDD	Isт	VDD = 5.5V		0.01	100	μΑ	
VDD	IDD	Note			100	mA	See Figure 2.
*1	Vih		2.4			V	
	VıL				0.5		
*2	Vон	$I_{OH} = -0.4 \text{mA}$	2.5			V	
	Vol	IoL= 1.6mA			0.4		
*1	In	$V_{IN} = 0V$		7	20	μA	
*1	ILH	$V_{IN} = V_{DD}$			1	μΑ	
*2	Izн	Vout = Vdd			5	μА	
	Izı	$V_{OUT} = 0V$			5		

ENRC, IN0 to IN7, S0 to S6, CLK, OE
OUT1 to OUT7


ock frequency fclk = 20 MHz, OE pin = 0 V ock input voltage ViH = 2.4 V, VIL = 0.5 V

RISTICS

(VDD = 4.5 to 5.5 V, Vss = 0 V unless otherwise noted)

Pin	Symbol	Condition		e (–20 to e(–20 to	o 70°C) o 85°C)	BC typ	e (-30 t	o 70°C)	Unit	Remarks
rm		Condition	MIN	TYP	MAX	MIN	TYP	MAX	Oint	Remarks
CLK	fclk	$V_{IH} = 2.4V, V_{IL} = 0.5V$			20			20	MHz	
CLK	tcr				100			100	nsec	<u> </u>
CLK	tcf				100			100	nsec	
CLK	twn		20			20			nsec	
19sto.7	tsi loaded fr	Register length: LR	60	ents di	stribut	55			nsec	Figure 1
201111	1	Pegister length: I R	Timp on	11100 01	1	140	l	! .		1

(Note 2) Load condition 2





TING steps by using the register length select pins S0 to S6. S4)+8(S3)+4•(S2)+2•(S1)+(S0)+1

1	S3	S2	S2	S0
ĺ	1	1	1	1
l	1	1	1	0
i	1	1	0	1
l	1	1	0	0
	•			
	•			
	•			
o o	0	0	0	1
0	0	0	0	0
	•			
	•			
	•			
0	0	0	1	0
0	0	0	0	1
O Dowr	0 aloaded fro	0 om Elcodis	0	onic compo


© ts1, ts2 (MIN) - - LR characteristic (Figure 1)







Downloaded from Brooms com electronic components distributor



ON (Block diagram of a 16-bit FIR digital filter using the SM5828B)

