


SM5828B

8-bit Advanced Shift Register

variable-length 8-bit shift register fabricated using NPC's original molybdenum-gate technology. The external input pins of the IC allow 1 to 128-step shift register settings. The maximum frequency of 20 MHz ensures high-speed operation. When the shift register is not used, data is retained even when the shift clock is stopped.

■ PACKAGE DIMENSIONS (Unit: mm)

• Plastic (SM5828BP)




• Ceramic (SM5828BC)

Package
28-pin plastic DIP
28-pin ceramic DIP


SM5828B

AM



ation of the variable-length shift register

shows the configuration of the variable-length shift register. According to the S5, the multiplexer selects the output of each shift register block, realizing 1 to 128-steps. The last 1-step register is always used.



SM5828B

Name	Description
N0	Data input (0)
N1	Data input (1)
N2	Data input (2)
N3	Data input (3)
N4	Data input (4)
N5	Data input (5)
N6	Data input (6)
N7	Data input (7)
S6	Data length select (6)
S5	Data length select (5)
S4	Data length select (4)
S3	Data length select (3)
CLK	Clock input
V _{SS}	Ground
S2	Register length select (2)
S1	Register length select (1)
S0	Register length select (0)
OUT7	Data output (7)
OUT6	Data output (6)
OUT5	Data output (5)
OUT4	Data output (4)
OUT3	Data output (3)
OUT2	Data output (2)
OUT1	Data output (1)
OUT0	Data output (0)
OE	Output enable
NRC	Circulation and non-circulation control
V _{DD}	Power supply (5 ± 0.5 V)



SM5828B

CHARACTERISTICS

SM5828BP ... Ta = -20 to 70 °C, VDD = 4.5 to 5.5 V, Vss = 0 V
 SM5828BC... Ta = -30 to 85 °C, VDD = 4.5 to 5.5 V, Vss = 0 V unless otherwise noted.)

Pin	Symbol	Condition	Rating			Unit	Remarks
			MIN	TYP	MAX		
VDD	IST	VDD - 5.5V		0.01	100	μA	
VDD	IDD	Note			100	mA	See Figure 2.
*1	V _{IH}		2.4			V	
	V _{IL}				0.5		
*2	V _{OH}	I _{OH} = -0.4mA	2.5			V	
	V _{OL}	I _{OL} = 1.6mA			0.4		
*1	I _{IL}	V _{IN} = 0V		7	20	μA	
*1	I _{LH}	V _{IN} = V _{DD}			1	μA	
*2	I _{ZH}	V _{OUT} = V _{DD}			5	μA	
	I _{ZL}	V _{OUT} = 0V			5		

ENRC, IN0 to IN7, S0 to S6, CLK, OE
OUT1 to OUT7

clock frequency f_{CLK} = 20 MHz, OE pin = 0 V
 clock input voltage V_{IH} = 2.4 V, V_{IL} = 0.5 V


CHARACTERISTICS

(VDD = 4.5 to 5.5 V, Vss = 0 V unless otherwise noted)

Pin	Symbol	Condition	BP type (-20 to 70°C)			BC type (-30 to 70°C)			Unit	Remarks
			BC type (-20 to 85°C)							
			MIN	TYP	MAX	MIN	TYP	MAX		
CLK	f _{CLK}	V _{IH} = 2.4V, V _{IL} = 0.5V			20			20	MHz	
CLK	t _{cr}				100			100	nsec	
CLK	t _{cf}				100			100	nsec	
CLK	t _{WH}		20			20			nsec	
IN0 to IN7	t _{s1}	Register length: LR = 16 steps Register length: LR	60			55			nsec	Figure 1

SM5828B

(Note 2) Load condition 2



TING

steps by using the register length select pins S0 to S6.


$$S4)+8(S3)+4\cdot(S2)+2\cdot(S1)+(S0)+1$$

S4	S3	S2	S1	S0
1	1	1	1	1
1	1	1	1	0
1	1	1	0	1
1	1	1	0	0
.
0	0	0	0	1
0	0	0	0	0
.
0	0	0	1	0
0	0	0	0	1
0	0	0	0	0


SM5828B

CHARACTERISTICS

⊙ t_{s1}, t_{s2} (MIN) - - LR characteristic (Figure 1)



⊙ - $I_{DD-fCLK}$ characteristic (Figure 2)



⊙ - $I_{DD-fCLK}$ vs T_a characteristic (Figure 3)

SM5828B




FIGURE 10 (Block diagram of a 16-bit FIR digital filter using the SM5828B)

