

HT16512 1/4 to 1/11 Duty VFD Controller

# Features

- Logic voltage: 5V
- High-voltage output:  $V_{DD}$ -30V max.
- Multiple display (11-segment & 11-digit to 16-segment & 4-digit)
- 6×4 matrix key scanning
- 8 steps dimmer circuit
- 4 LED output ports

# **Applications**

- Consumer products panel function control
- Industrial measuring instrument panel function control

# **General Description**

HT16512 is a VFD (Vacuum Fluorescent Display) controller/driver that is driven on a 1/4 to 1/11 duty factor. It consists of 11 segment output lines, 6 grid output lines, 5 segment/grid output drive lines, 4 LED output ports, a control circuit, a display memory, and a key scan circuit.


- 4-bit general purpose input port
- No external resistors necessary for driver output (provides PMOS open-drain and pull-low resistor output)
- Serial interface with MCU (CLK, CS, DI, DO)
- Other similar application panel function control

Serial data inputs to the HT16512 through a three-line serial interface. This VFD controller/driver is ideal as a peripheral device for an MCU.


December 24, 1999



# **Block Diagram**



**Pin Assignment** 



 $\mathbf{2}$ 




# **Pin Description**

Pin No.	Pin Name	I/O	Description
1~4	SW0~SW3	Ι	4-bit general purpose input port
5	DO	0	Output serial data at the falling edge of the shift clock, starting from low order bit. This is an NMOS open-drain output pin.
6	DI	Ι	Input serial data at the rising edge of the shift clock, start- ing from the low order bit.
7,43	VSS		Power supply, ground
8	CLK	Ι	Reads serial data at the rising edge, and outputs data at the falling edge.
9	$\overline{\mathrm{CS}}$	Ι	Initializes serial interface at the rising or falling edge of the HT16512. Then it waits to receive a command. Data input after $\overline{CS}$ has fallen is processed as a command. While command data is processed, current processing is stopped, and the serial interface is initialized. While $\overline{CS}$ is high, CLK is ignored.
10~13	K0~K3	Ι	Keying data input to these pins is latched at the end of the display cycle.
14, 38	VDD		Posistive power supply
15~20	S0/K0~S5/K5	0	Segment or key source output pins (dual function). This is PMOS open-drain and pull-low resistor output.
21~25	S6~S10	0	Segment driver output pins (segment only). This is PMOS open-drain and pull-low resistor output.
26, 28~31	S11/G10~S15/G6	0	Segment or Grid driver output pins. These pins are selectable for segment or grid driving. This is PMOS open-drain and pull-low resistor output.
27	VEE		VFD power supply
37~32	G0~G5	0	Grid driver output pins (Grid only). This is PMOS open-drain and pull-low resistor output.
42~39	LED0~LED3	0	LED driver output ports. This is a CMOS output pin.
44	OSC	Ι	Connected to an external resistor or an RC oscillator circuit.

3



## Approximate internal connections



# **Absolute Maximum Ratings**

Supply Voltage	–0.3V to 5.5V
Input VoltageV <sub>SS</sub>	–0.3V to $V_{DD}$ +0.3V

<b>Operating Temperature</b>	$25^{\circ}$ C to $75^{\circ}$ C
Storage Temperature	–50°C to 125°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

# **D.C. Characteristics**

Ta=25°C
---------

Symbol	Parameter	T	est Conditions	Min.	Тур.	Max.	Unit
		V <sub>DD</sub>	Conditions				
$V_{DD}$	Logic Supply Voltage		—	4.5	5	5.5	v
$V_{\rm EE}$	VFD Supply Voltage		—	0		V <sub>DD</sub> -30	v
$f_{OSC}$	Oscillation Frequency	5V	$R_{OSC}$ =51k $\Omega$	350	500	650	kHz
R <sub>PL</sub>	Output Pull-low Resistor	5V	Driver output	50	100	150	kΩ
I <sub>DD</sub>	Operating Current	5V	No load, VFD display off	_		5	mA
I <sub>OL</sub>	Driver Leakage Current	5V	V <sub>O</sub> =V <sub>DD</sub> -30V VFD driver off			-10	μA
I <sub>OL1</sub>	LED Sink Current	5V	V <sub>OL</sub> =1V LED0~LED3	20	_		mA
I <sub>OH1</sub>	LED Source Current	5V	V <sub>OH</sub> =0.9V <sub>DD</sub> LED0~LED3	-1			mA
I <sub>OH21</sub>	Segment/Key Source Current	5V	$V_{OH}=V_{DD}-2V$ S0/K0~S5/K5, S6~S10	-3			mA

4



Symbol	Parameter	Т	est Conditions	Min.	Tran	Max.	Unit
Symbol	Farameter		Conditions	Min.	Тур.	max.	Unit
I <sub>OH22</sub>	Segment/Grid Source Current	5V	V <sub>OH</sub> =V <sub>DD</sub> -2V G0~G5, S11/G10~S15/G6	-15			mA
I <sub>OL3</sub>	DO Sink Current	5V	$V_{OL}=0.4V$	4	_		mA
V <sub>IH</sub>	"H" Input Voltage			$0.7 V_{\mathrm{DD}}$	_	V <sub>DD</sub>	V
V <sub>IL</sub>	"L" Input Voltage	_	—	0	_	$0.3V_{\rm DD}$	V
V <sub>OH1</sub>	High-level Output Voltage	5V	LED0~LED3, I <sub>OH1</sub> =–1mA	0.9V <sub>DD</sub>		V <sub>DD</sub>	v
V <sub>OL1</sub>	Low-level Output Voltage	5V	LED0~LED3, I <sub>OL1</sub> =20mA	0		1	v
V <sub>OL2</sub>	Low-level Output Voltage	5V	DO, I <sub>OL2</sub> =4mA	0		0.4	V

# A.C. Characteristics

 $Ta=25^{\circ}C$ 

Symbol	Parameter		Test Conditions	ЪЛ:	Тур.	Max.	Unit
		V <sub>DD</sub>	Conditions	Min.			
$t_{\rm PHL}$	Drang gotion Dolow Time	5V	CLK→DO		_	300	ns
$t_{\rm PLH}$	Propagation Delay Time	5V	$C_L$ =15pF, $R_L$ =10k $\Omega$		_	100	ns
$t_{r1}$		5V	C <sub>L</sub> =300pF, S0~S10		_	2	μs
$t_{r2}$	Rise Time		$C_L=300 pF,$ G0~G5, S11/G10~S15/G6		_	0.5	μs
t <sub>f</sub>	Fall Time	5V	C <sub>L</sub> =300pF, Sn, Gn		_	120	μs
t <sub>max</sub>	Maximum Clock Frequency	5V	Duty=50%	1	_		MHz
Ci	Input Capacitance	5V		_	-	15	pF
t <sub>CW</sub>	Clock Pulse Width	5V		400			ns
$t_{\rm SW}$	Strobe Pulse Width	5V		1	_		us
$t_{SU}$	Data Setup Time	5V		100	_		ns
t <sub>h</sub>	Data Hold Time	5V		100	_		ns
$t_{\rm CS}$	Clock-Strobe Time	5V	CLK rising edge to CS rising edge	1	_		μs
$t_{W}$	Wait Time	5V	CLK rising edge to CLK falling edge	1	_		μs

December 24, 1999

 $\mathbf{5}$ 



## **Functional Description**

#### **Display RAM and display mode**

The static display RAM is organized into  $22\times8$  bits and stores the data transmitted from an external device to the HT16512 through a serial interface. The contents of the RAM are directly mapped to the contents of the VFD driver. Data in the RAM can be accessed through the data setting, address setting and display control commands. It is assigned addresses in 8-bit unit as follows:

S0 ~ S3 S4 ~ S7	S8 ~ S11 S12 ~ S15	
Address: 00H	01H	Digit0
02H	03H	Digit1
04H	05H	Digit2
06H	07H	Digit3
08H	09H	Digit4
0AH	0BH	Digit5
0CH	0DH	Digit6
0EH	0FH	Digit7
10H	11H	Digit8
12H	13H	Digit9
14H	15H	Digit10
<b>↑</b>	<b></b>	
b0 b1 b2 b3 b4 b5 b6 b7	b0 b1 b2 b3 b4 b5 b6 b7	

#### **Dimming control**


HT16512 porvides 8-step dimmer function on display by controlling the 3-bit binary command code. The full pulse width of grid signal is divides into 16 uniform sections by PWM (pulse width modulation) technology.

The 16 uniform sections available form 8 steps dimmer via 3-bit binary code. The 8-step dimmer includes 1/16, 2/16, 4/16, 10/16, 11/16, 12/16, 13/16 and 14/16. The 1/16 pulse width indicates minimum lightness. The 14/16 pulse width represents maximum lightness. (Refer to the display control command).


#### Key matrix and key-input data storage RAM

The key matrix scans the series key states at each level of the key strobe signal (S0/K0~S5/K5) output of the HT16512. The key strobe signal outputs are time-multiplexed signals from S0/K0~S5/K5. The states of inputs K0~K3 are sampled by strobe signal S0/K0~S5/K5 and latched into the register.

The key matrix is made up of a 6×4 matrix, as shown below.




The data of each key is stored as illustrated below, and is read with the read command, starting from the least significant bit.



## LED port

The LED port belongs to the CMOS output configuration.

Data is written to the LED port with the write command, starting from the least port's least significant bit. In our application (see application circuits), the user adopts an internal NMOS device to a driver LED component by connecting VDD. When a bit of this port is 0, the corresponding LED lights; when the bit is 1, the LED turns off. The data of bits 5 through 8 are ignored.




December 24, 1999



# SW data

HT16512 provides an extra 4-bit general input port. The SW data is provided with available binary code. The SW data is read with the read command, starting from the least significant bit. Bits 5 through 8 of the SW data are 0.



#### Commands

Commands set the display mode and status of the VFD driver.


The first 1 byte input to the HT16512 through the DI pin after the  $\overline{CS}$  pin has fallen, is regarded as a command. If  $\overline{CS}$  is set high while commands/data are transmitted, serial communication is initialized, and the commands/data being transmitted are not valid (however, the commands/data previously transmitted remains valid).

• Display mode setting commands

These commands initialize the HT16512 and select the number of segments and the number of grids  $(1/4 \sim 1/11 \text{ duty}, 11 \text{ segments to } 16 \text{ segments})$ .

When these commands are executed, the display is forcibly turned off, and key scanning is also stopped. To resume display, the display command "ON" must be executed. If the same mode is selected, nothing happens.


7






# • Data setting commands

These commands set the data write and data read modes.



#### • Address setting commands


These commands set the address of the display memory.



If address 16H or higher is set, data is ignored until a valid address is set.


8

• Display control commands






# **Timing Diagrams**



# Key scanning and display timing




t=1/16T T: pulse width of segment signal is decided by oscillator frequency One cycle of key scanning consists of one frame.

9




### Serial communication format

• Reception (command/data write)




### • Transmission (data read)



DO must be sure to connect an external pull-high resistor to this pin  $(1k\Omega \text{ to } 10k\Omega)$ . Note: When data is read, a wait time "t<sub>W</sub>" of 1µs is necessary.

• Updating display memory by incrementing address




Command 1: sets display mode Command 2: sets data Command 3: sets address Data 1 to n: transfers display data (22 bytes max.) Command 4: controls diplay

December 24, 1999




• Updating specific addresses



Command 1: sets data Command 2: sets address Data: display data





Note:  $R_{OSC} {=} 51 k\Omega$  for oscillator resistor

R1=1~10k $\Omega$  for external pull-high resistor R2~R5=750 $\Omega$ ~1.2k $\Omega$ R6~R9=10k $\Omega$  for external pull-low resistor D1~D6=1N4001 Ef=Filament voltage for VFD

December 24, 1999



Holtek Semiconductor Inc. (Headquarters) No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C. Tel: 886-3-563-1999 Fax: 886-3-563-1189

Holtek Semiconductor Inc. (Taipei Office) 5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C. Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Hong Kong) Ltd. RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Copyright © 1999 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

12