## MC14585B

## 4-Bit Magnitude Comparator

The MC14585B 4-Bit Magnitude Comparator is constructed with complementary MOS (CMOS) enhancement mode devices. The circuit has eight comparing inputs ( $\mathrm{A} 3, \mathrm{~B} 3, \mathrm{~A} 2, \mathrm{~B} 2, \mathrm{~A} 1, \mathrm{~B} 1, \mathrm{~A} 0, \mathrm{~B} 0$ ), three cascading inputs ( $A<B, A=B$, and $A>B$ ), and three outputs $(A<B, A=B$, and $A>B)$. This device compares two 4-bit words ( A and B ) and determines whether they are "less than", "equal to", or "greater than" by a high level on the appropriate output. For words greater than 4-bits, units can be cascaded by connecting outputs $(A>B),(A<B)$, and $(A=B)$ to the corresponding inputs of the next significant comparator. Inputs $(A<B),(A=B)$, and $(A>B)$ on the least significant (first) comparator are connected to a low, a high, and a low, respectively.

Applications include logic in CPU's, correction and/or detection of instrumentation conditions, comparator in testers, converters, and controls.

- Diode Protection on All Inputs
- Expandable
- Applicable to Binary or 8421-BCD Code
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load over the Rated Temperature Range


CERAMIC CASE 620
PSUFFIX
PLASTIC
CASE 648

ORDERING INFORMATION

| MC14XXXBCP | Plastic |
| :--- | :--- |
| MC14XXXBCL | Ceramic |
| MC14XXXBD | SOIC |

$\mathrm{T}_{\mathrm{A}}=-55^{\circ}$ to $125^{\circ} \mathrm{C}$ for all packages

- Can be Cascaded - See Fig. 3

MAXIMUM RATINGS* (Voltages Referenced to $\mathrm{V}_{\text {SS }}$ )

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| VDD | DC Supply Voltage | -0.5 to +18.0 | V |
| $\mathrm{V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage (DC or Transient) | -0.5 to $\mathrm{V}_{\text {DD }}+0.5$ | V |
| $\mathrm{l}_{\text {in }}$, lout | Input or Output Current (DC or Transient), per Pin | $\pm 10$ | mA |
| PD | Power Dissipation, per Package $\dagger$ | 500 | mW |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (8-Second Soldering) | 260 | ${ }^{\circ} \mathrm{C}$ |

* Maximum Ratings are those values beyond which damage to the device may occur. $\dagger$ Temperature Derating:

Plastic "P and D/DW" Packages: $-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$
Ceramic "L" Packages: - $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $100^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$

## BLOCK DIAGRAM



TRUTH TABLE ( $\mathrm{x}=$ Don't Care)

| Inputs |  |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Comparing |  |  |  | Cascading |  |  |  |  |  |
| A3, B3 | A2, B2 | A1, B1 | A0, B0 | A < B | A = B | A > B | A < B | A = B | A > B |
| A3 > B3 | X | X | X | X | X | x | 0 | 0 | 1 |
| A3 $=$ B3 | A2 > B2 | x | x | x | $x$ | x | 0 | 0 | 1 |
| A3 $=$ B3 | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1 \times \mathrm{B} 1$ | x | x | x | x | 0 | 0 | 1 |
| A3 $=$ B3 | A2 $=$ B2 | $\mathrm{A} 1=\mathrm{B} 1$ | A $0>B 0$ | x | x | x | 0 | 0 | 1 |
| A3 $=$ B3 | A2 = B2 | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{A} 0=\mathrm{B} 0$ | 0 | 0 | X | 0 | 0 | 1 |
| A3 $=$ B3 | A2 $=$ B2 | $\mathrm{A} 1=\mathrm{B} 1$ | $A 0=B 0$ | 0 | 1 | x | 0 | 1 | 0 |
| $\mathrm{A} 3=\mathrm{B} 3$ | A2 $=$ B2 | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{A} 0=\mathrm{BO}$ | 1 | 0 | x | 1 | 0 | 0 |
| A3 $=$ B3 | A2 $=$ B2 | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{A} 0=\mathrm{B0}$ | 1 | 1 | x | 1 | 1 | 0 |
| A3 $=$ B3 | A2 = B2 | $\mathrm{A} 1=\mathrm{B} 1$ | A0 < B0 | x | x | x | 1 | 0 | 0 |
| A3 $=$ B3 | A2 $=$ B2 | A1 < B1 | x | x | x | x | 1 | 0 | 0 |
| A3 $=$ B3 | A2 < B2 | x | x | x | x | x | 1 | 0 | 0 |
| A3 < B3 | x | x | x | x | x | x | 1 | 0 | 0 |

REV 3
1/94
(C) Motorola, Inc. 1995

ELECTRICAL CHARACTERISTICS (Voltages Referenced to $V_{S S}$ )

| Characteristic | Symbol | VDD <br> Vdc | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Typ \# | Max | Min | Max |  |
| Output Voltage <br> "0" Level $\mathrm{V}_{\mathrm{in}}=\mathrm{V}_{\mathrm{DD}} \text { or } 0$ <br> "1" Level $V_{\text {in }}=0 \text { or } V_{D D}$ | V OL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
| $\begin{aligned} & \text { Input Voltage } \quad \text { "0" Level } \\ & \left(\mathrm{V}_{\mathrm{O}}=4.5 \text { or } 0.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=9.0 \text { or } 1.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=13.5 \text { or } 1.5 \mathrm{Vdc}\right) \\ & \\ & \\ & \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) \end{aligned}$ | VIL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | Vdc |
| Output Drive Current  <br> $\left(\mathrm{V}_{\mathrm{OH}}=2.5 \mathrm{Vdc}\right)$ Source <br> $\left(\mathrm{VOH}_{\mathrm{OH}}=4.6 \mathrm{Vdc}\right)$  <br> $\left(\mathrm{VOH}_{\mathrm{OH}}=9.5 \mathrm{Vdc}\right)$  <br> $\left(\mathrm{V}_{\mathrm{OH}}=13.5 \mathrm{Vdc}\right)$  | ${ }^{\mathrm{I}} \mathrm{OH}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -3.0 \\ -0.64 \\ -1.6 \\ -4.2 \end{gathered}$ | - | $\begin{gathered} -2.4 \\ -0.51 \\ -1.3 \\ -3.4 \end{gathered}$ | $\begin{gathered} -4.2 \\ -0.88 \\ -2.25 \\ -8.8 \end{gathered}$ | - | $\begin{gathered} -1.7 \\ -0.36 \\ -0.9 \\ -2.4 \end{gathered}$ | - | mAdc |
| $\begin{array}{ll} (\mathrm{VOL}=0.4 \mathrm{Vdc}) & \text { Sink } \\ (\mathrm{V} \mathrm{OL}=0.5 \mathrm{Vdc}) & \\ (\mathrm{V} \mathrm{OL}=1.5 \mathrm{Vdc}) & \end{array}$ | ${ }^{\text {IOL}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 0.64 \\ 1.6 \\ 4.2 \end{gathered}$ | - | $\begin{gathered} \hline 0.51 \\ 1.3 \\ 3.4 \end{gathered}$ | $\begin{gathered} 0.88 \\ 2.25 \\ 8.8 \end{gathered}$ | - | $\begin{gathered} 0.36 \\ 0.9 \\ 2.4 \end{gathered}$ | - | mAdc |
| Input Current | 1 in | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance $\left(\mathrm{V}_{\mathrm{in}}=0\right)$ | $\mathrm{C}_{\text {in }}$ | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| Quiescent Current (Per Package) | IDD | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 0.005 \\ & 0.010 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Total Supply Current** $\dagger$ <br> (Dynamic plus Quiescent, Per Package) ( $C_{L}=50 \mathrm{pF}$ on all outputs, all buffers switching) | $I^{T}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{T}}=(0.6 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{IDD} \\ & \mathrm{I}_{\mathrm{T}}=(1.2 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{IDD} \\ & \mathrm{I}_{\mathrm{T}}=(1.8 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \end{aligned}$ |  |  |  |  |  |  | $\mu \mathrm{Adc}$ |

\#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
${ }^{* *}$ The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
$\dagger$ To calculate total supply current at loads other than 50 pF :

$$
I_{T}\left(C_{L}\right)=I_{T}(50 \mathrm{pF})+\left(C_{L}-50\right) \mathrm{Vfk}
$$

where: $I_{T}$ is in $\mu \mathrm{A}$ (per package), $\mathrm{C}_{\mathrm{L}}$ in $\mathrm{pF}, \mathrm{V}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right)$ in volts, f in kHz is input frequency, and $\mathrm{k}=0.001$.

## PIN ASSIGNMENT

| B2 | $1 \bullet$ | 16 | $V_{D D}$ |
| :---: | :---: | :---: | :---: |
| A2 | 2 | 15 | ]A3 |
| ( $\mathrm{A}=\mathrm{B})_{\text {out }} \mathrm{C}$ | 3 | 14 | B3 |
| $(\mathrm{A}>\mathrm{B}$ ) n L | 4 | 13 | ( $\mathrm{A}>\mathrm{B})_{\text {out }}$ |
| $(\mathrm{A}<\mathrm{B}$ ) n C | 5 | 12 | $\bigcirc(A<B)_{\text {out }}$ |
| $(\mathrm{A}=\mathrm{B}$ ) n ¢ | 6 | 11 | BO |
| A1 1 | 7 | 10 | A0 |
| $\mathrm{V}_{S S}$ | 8 | 9 | B1 |

SWITCHING CHARACTERISTICS* $\left(C_{L}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Characteristic | Symbol | VDD | Min | Typ \# | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Output Rise and Fall Time } \\ & \text { t } \mathrm{TLH}, \mathrm{t} \mathrm{t} H \mathrm{HL}=(1.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+25 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t} \mathrm{THL}=(0.75 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+12.5 \mathrm{~ns} \\ & \mathrm{t} \mathrm{TLH}, \mathrm{t} \mathrm{tHL}=(0.55 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+9.5 \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & \text { tTLH, } \\ & { }^{\text {tTHL }} \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 100 \\ & 50 \\ & 40 \end{aligned}$ | $\begin{aligned} & 200 \\ & 100 \\ & 80 \\ & \hline \end{aligned}$ | ns |
| ```Turn-On, Turn-Off Delay Time tPLH, tPHL = (1.7 ns/pF) CL + 345 ns tPLH, tPHL = (0.66 ns/pF) CL + 147 ns tPLH, tPHL = (0.5 ns/pF) CL + 105 ns``` | $\begin{aligned} & \text { tPLH, } \\ & \text { tPHL } \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 430 \\ & 180 \\ & 130 \end{aligned}$ | $\begin{aligned} & 860 \\ & 360 \\ & 260 \end{aligned}$ | ns |

*The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
\#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


Inputs $(A>B)$ and $(A=B)$ high, and inputs $B 2, A 2, B 1$, $A 1, B 0, A 0$ and $(A<B)$ low.
$f$ in respect to a system clock.
Figure 1. Dynamic Power Dissipation Signal Waveforms


Inputs $(A>B)$ and $(A=B)$ high, and inputs $B 3, A 3, B 2$, $A 2, B 1, A 1, A 0$, and $(A<B)$ low.

Figure 2. Dynamic Signal Waveforms

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\mathrm{SS}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\text {DD }}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ). Unused outputs must be left open.


Figure 3. Cascading Comparators



## D SUFFIX

PLASTIC SOIC PACKAGE
CASE 751B-05
ISSUE J


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION $0.15(0.006)$ PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE $0.127(0.005)$ TOTAL PROTRUSION SHALL BE 0.127 ( 0.005 )
IN EXCESS OF THE D DIMENSION AT IN EXCESS OF THE D DIMENSION A
MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  | INCHES |  |  |
| :---: | ---: | ---: | ---: | ---: | :---: |
|  | MIN |  | MAX | MIN |  |
| MAX |  |  |  |  |  |
| A | 9.80 | 10.00 | 0.386 | 0.393 |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |
| C | 1.35 | 1.75 | 0.054 | 0.068 |  |
| D | 0.35 | 0.49 | 0.014 | 0.019 |  |
| F | 0.40 | 1.25 | 0.016 | 0.049 |  |
| G | 1.27 |  | BSC | 0.050 BSC |  |
| J | 0.19 | 0.25 | 0.008 | 0.009 |  |
| K | 0.10 | 0.25 | 0.004 | 0.009 |  |
| M | 0 | $7^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ |  |
| P | 5.80 | 6.20 | 0.229 | $7^{\circ} 0.244$ |  |
| R | 0.25 | 0.50 | 0.010 | 0.019 |  |

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and , dt are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609
INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; $8 B$ Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

