

## STD150NH02L

# N-CHANNEL 24V - 0.003 Ω - 150A ClipPAK<sup>TM</sup>/IPAK STripFET<sup>TM</sup> III POWER MOSFET

#### PRELIMINARY DATA

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STD150NH02L	24 V	< 0.0035 Ω	150 A


- TYPICAL  $R_{DS}(on) = 0.003 \Omega @ 10 V$
- TYPICAL R<sub>DS</sub>(on) =  $0.005 \Omega @ 5 V$
- R<sub>DS(ON)</sub> \* Qg INDUSTRY's BENCHMARK
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- LOW THRESHOLD DEVICE
- THROUGH-HOLE IPAK (TO-251) POWER PACKAGE IN TUBE (SUFFIX "-1")
- SURFACE-MOUNTING POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

#### **DESCRIPTION**


The STD150NH02L utilizes the latest advanced design rules of ST's proprietary STripFETTM technology. This novel  $0.6\mu$  process utilizes also unique metallization techniques that couple to a "bondless" assembly technique result in outstanding performance with standard DPAK outline. It is therefore ideal in high performance DC-DC converter applications where efficiency it to be achieved at very high out currents.

#### **APPLICATIONS**

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC/DC CONVERTES



#### INTERNAL SCHEMATIC DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit		
V <sub>spike(1)</sub>	Drain-source Voltage Rating	30	V		
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	24	V		
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	24	V		
V <sub>GS</sub>	Gate- source Voltage	± 20	V		
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	150	A		
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	95	A		
I <sub>DM</sub> (2)	Drain Current (pulsed)	600	A		
P <sub>tot</sub>	Total Dissipation at T <sub>C</sub> = 25°C	125	W		
	Derating Factor	0.83	W/°C		
E <sub>AS</sub> (3)	Single Pulse Avalanche Energy	900			
T <sub>stg</sub>	Storage Temperature	-55 to 175			
Tj	Max. Operating Junction Temperature	55 to 175 °C			

September 2003 1/9

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

## STD150NH02L

## THERMAL DATA

Rthj-amb T	Thermal Resistance Junction-case Thermal Resistance Junction-ambient Maximum Lead Temperature For Soldering Purpose	Max Max	1.2 100 275	°C/W °C/W	
------------	---	------------	-------------------	--------------	--

# **ELECTRICAL CHARACTERISTICS** ( $T_{CASE} = 25$ °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 25 \text{ mA}, V_{GS} = 0$	24			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 20 V V <sub>DS</sub> = 20 V T <sub>C</sub> = 125°C			1 10	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20V			±100	nA

## ON (4)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$	$I_D = 250 \mu A$	1	1.8		V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V V <sub>GS</sub> = 5 V	I <sub>D</sub> = 75 A I <sub>D</sub> = 75 A		0.003 0.005	0.0035 0.0065	Ω Ω

## DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (4)	Forward Transconductance	$V_{DS} = 10 \text{ V}$ $I_{D} = 40 \text{ A}$		52		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 15V f = 1 MHz V_{GS} = 0$		4450 1126 141		pF pF pF
R <sub>G</sub>	Gate Input Resistance	f = 1 MHz Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain		1.6		Ω

## **ELECTRICAL CHARACTERISTICS** (continued)

## **SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Delay Time Rise Time	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		14 224		ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V <sub>DD</sub> = 16V I <sub>D</sub> = 150A V <sub>GS</sub> = 10 V		69 13 9	93	nC nC nC
Q <sub>oss</sub> (5)	Output Charge	V <sub>DS</sub> = 16 V V <sub>GS</sub> = 0 V		27		nC
Q <sub>gls</sub> (6)	Third-quadrant Gate Charge	V <sub>DS</sub> < 0 V V <sub>GS</sub> = 10 V		64		nC

#### **SWITCHING OFF**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(off)</sub>	Turn-off Delay Time Fall Time	$\begin{split} V_{DD} &= 10 \text{ V} & I_D = 75 \text{ A} \\ R_G &= 4.7\Omega, & V_{GS} = 10 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{split}$		69 40	54	ns ns


#### **SOURCE DRAIN DIODE**

Syn	nbol	Parameter	Test Co	onditions	Min.	Тур.	Max.	Unit
	SD DM	Source-drain Current Source-drain Current (pulsed)					150 600	A A
Vsi	D <sup>(4)</sup>	Forward On Voltage	I <sub>SD</sub> = 75 A	$V_{GS} = 0$			1.3	V
C	t <sub>rr</sub> Q <sub>rr</sub> .RM	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 150 A di/dt = 100A/ $\mu$ s $V_{DD}$ = 15 V $T_j$ = 150°C (see test circuit, Figure 5)			47 58 2.5		ns nC A


<sup>(1)</sup> Garanted when external Rg=4.7  $\Omega$  and  $t_f < t_{fmax}$ . (2) Pulse width limited by safe operating area (3) Starting  $T_j = 25$  °C,  $I_D = 150$ A,  $V_{DD} = 10$ V

<sup>(4)</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %. (5)  $Q_{oss} = C_{oss} ^* \Delta V_{in}$ ,  $C_{oss} = C_{gd} + C_{ds}$ . See Appendix A (6) Gate charge for synchronous operation

Fig. 1: Unclamped Inductive Load Test Circuit



**Fig. 3:** Switching Times Test Circuits For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit




# **TO-251 (IPAK) MECHANICAL DATA**

DIM.		mm			inch	
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
А3	0.7		1.3	0.027		0.051
В	0.64		0.9	0.025		0.031
B2	5.2		5.4	0.204		0.212
В3			0.85			0.033
B5		0.3			0.012	
B6			0.95			0.037
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
Е	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
Н	15.9		16.3	0.626		0.641
L	9		9.4	0.354		0.370
L1	0.8		1.2	0.031		0.047
L2		0.8	1		0.031	0.039




# TO-252 (DPAK) MECHANICAL DATA

DIM.		mm			inch	
DIWI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
B2	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
E	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
Н	9.35		10.1	0.368		0.397
L2		0.8			0.031	
L4	0.6		1	0.023		0.039



# **APPENDIX A Buck Converter: Power Losses Estimation**



The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is removed to allow for a safer working junction temperature.

The low side (SW2) device requires:

- Very low R<sub>DS(on)</sub> to reduce conduction losses
- ullet Small  $Q_{\mathrm{gls}}$  to reduce the gate charge losses
- Small Coss to reduce losses due to output capacitance
- Small Q<sub>rr</sub> to reduce losses on SW<sub>1</sub> during its turn-on
- The  $C_{gd}/C_{gs}$  ratio lower than  $V_{th}/V_{gg}$  ratio especially with low drain to source voltage to avoid the cross conduction phenomenon;

#### The high side (SW1) device requires:

- ullet Small  $R_g$  and  $L_s$  to allow higher gate current peak and to limit the voltage feedback on the gate
- Small Q<sub>g</sub> to have a faster commutation and to reduce gate charge losses
- Low R<sub>DS(on)</sub> to reduce the conduction losses.

5

		High Side Switch (SW1)	Low Side Switch (SW2)
Pconduction		$R_{DS(on)SW1} * I_L^2 * d$	$R_{DS(on)SW2} * I_L^2 * (1-d)$
Pswitchin	g	$V_{\text{in}} * (Q_{\text{gsth(SW1)}} + Q_{\text{gd(SW1)}}) * f * \frac{I_L}{I_g}$	Zero Voltage Switching
P <sub>diode</sub>	Recovery	Not Applicable	<sup>1</sup> V <sub>in</sub> *Q <sub>rr(SW2)</sub> *f
	Conduction	Not Applicable	$V_{\text{f(SW2)}} * I_{\text{L}} * t_{\text{deadtime}} * f$
$P_{\text{gate}(Q_G)}$		$Q_{g(SW1)} * V_{gg} * f$	$Q_{gls(SW2)}*V_{gg}*f$
P <sub>Qoss</sub>		$\frac{V_{in} * Q_{oss(SW1)} * f}{2}$	$\frac{V_{\text{in}} * Q_{\text{oss(SW2)}} * f}{2}$

Parameter	Meaning
d	Duty-cycle
Qgsth	Post threshold gate charge
Q <sub>gls</sub>	Third quadrant gate charge
Pconduction	On state losses
Pswitching	On-off transition losses
Pdiode	Conduction and reverse recovery diode losses
Pgate	Gate drive losses
P <sub>Qoss</sub>	Output capacitance losses

<sup>&</sup>lt;sup>1</sup> Dissipated by SW1 during turn-on

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2002 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

