# **Programmable Timer**

The MC14541B programmable timer consists of a 16–stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, an automatic power–on reset circuit, and output control logic.

Timing is initialized by turning on power, whereupon the power–on reset is enabled and initializes the counter, within the specified  $V_{DD}$  range. With the power already on, an external reset pulse can be applied. Upon release of the initial reset command, the oscillator will oscillate with a frequency determined by the external RC network. The 16–stage counter divides the oscillator frequency ( $f_{osc}$ ) with the  $f_{osc}$ 0 with the  $f_{osc}$ 1 with the  $f_{osc}$ 2 of the  $f_{osc}$ 3 of the  $f_{osc}$ 4 of  $f_{osc}$ 4 of the  $f_{osc}$ 4 of  $f_{osc}$ 4 of

- Available Outputs 28, 210, 213 or 216
- Increments on Positive Edge Clock Transitions
- Built–in Low Power RC Oscillator (± 2% accuracy over temperature range and ± 20% supply and ± 3% over processing at < 10 kHz)
- Oscillator May Be Bypassed if External Clock Is Available (Apply external clock to Pin 3)
- External Master Reset Totally Independent of Automatic Reset Operation
- Operates as 2<sup>n</sup> Frequency Divider or Single Transition Timer
- Q/Q Select Provides Output Logic Level Flexibility
- Reset (auto or master) Disables Oscillator During Resetting to Provide No Active Power Dissipation
- Clock Conditioning Circuit Permits Operation with Very Slow Clock Rise and Fall Times
- Automatic Reset Initializes All Counters On Power Up
- Supply Voltage Range = 3.0 Vdc to 18 Vdc with Auto Reset

Disabled (Pin  $5 = V_{DD}$ )

= 8.5 Vdc to 18 Vdc with Auto Reset Enabled (Pin 5 = V<sub>SS</sub>)

MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>) (Note 2.)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub>	Input Current (DC or Transient)	±10 (per Pin)	mA
I <sub>out</sub>	Output Current (DC or Transient) ±45 (per Pin)		mA
P <sub>D</sub>	Power Dissipation, per Package (Note 3.)	500	mW
T <sub>A</sub>	Ambient Temperature Range -55 to +125		°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C



### ON Semiconductor

http://onsemi.com



PDIP-14 P SUFFIX CASE 646 MARKING
DIAGRAMS

MC14541BCP

AWLYYWW

MC14541BCP



SOIC-14 D SUFFIX CASE 751A 14ППППППП 14541B 0 AWLYWW



TSSOP-14 DT SUFFIX CASE 948G





SOEIAJ-14 F SUFFIX CASE 965

A = Assembly Location

WL or L = Wafer Lot YY or Y = Year WW or W = Work Week

### **ORDERING INFORMATION**


Device	Package	Shipping
MC14541BCP	PDIP-14	2000/Box
MC14541BD	SOIC-14	55/Rail
MC14541BDR2	SOIC-14	2500/Tape & Reel
MC14541BDT	TSSOP-14	96/Rail
MC14541BDTR2	TSSOP-14	2500/Tape & Reel
MC14541BF	SOEIAJ-14	See Note 1.
MC14541BFEL	SOEIAJ-14	See Note 1.

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

### **PIN ASSIGNMENT**



NC = NO CONNECTION

## **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

			V <sub>DD</sub>	- 5	5°C		25°C		125	i°C	
Characteristic		Symbol	Vdc	Min	Max	Min	Тур (4.)	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	V <sub>OL</sub>	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
V <sub>in</sub> = 0 or V <sub>DD</sub>	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage ( $V_O = 4.5 \text{ or } 0.5 \text{ Vdc}$ ) ( $V_O = 9.0 \text{ or } 1.0 \text{ Vdc}$ ) ( $V_O = 13.5 \text{ or } 1.5 \text{ Vdc}$ )	"0" Level	V <sub>IL</sub>	5.0 10 15	_ _ _	1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	Vdc
Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	Source	I <sub>OH</sub>	5.0 10 15	- 7.96 - 4.19 - 16.3	_ _ _	- 6.42 - 3.38 - 13.2	- 12.83 - 6.75 - 26.33	_ _ _	- 4.49 - 2.37 - 9.24	_ _ _	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	I <sub>OL</sub>	5.0 10 15	1.93 4.96 19.3	_ _ _	1.56 4.0 15.6	3.12 8.0 31.2	_ _ _	1.09 2.8 10.9	_ _ _	mAdc
Input Current		l <sub>in</sub>	15	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	_	_	_	_	5.0	7.5	_	_	pF
Quiescent Current (Pin 5 is High) Auto Reset Disabled		I <sub>DD</sub>	5.0 10 15	_ _ _	5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Auto Reset Quiescent Curr (Pin 5 is low)	rent	I <sub>DDR</sub>	10 15	_ _	250 500	_	30 82	250 500	_ _	1500 2000	μAdc
Supply Current (5.) (6.) (Dynamic plus Quiesce	nt)	I <sub>D</sub>	5.0 10 15			$I_D = (0$	).4 μΑ/kHz) f ).8 μΑ/kHz) f l.2 μΑ/kHz) f	+ I <sub>DD</sub>			μAdc

- 4. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
- 5. The formulas given are for the typical characteristics only at 25°C.
- 6. When using the on chip oscillator the total supply current (in  $\mu$ Adc) becomes:  $I_T = I_D + 2 C_{tc} V_{DD} f x 10^{-3}$  where  $I_D$  is in  $\mu$ A,  $C_{tc}$  is in pF,  $V_{DD}$  in Volts DC, and f in kHz. (see Fig. 3) Dissipation during power—on with automatic reset enabled is typically 50  $\mu$ A @  $V_{DD} = 10 V_{dc}$ .

# SWITCHING CHARACTERISTICS (7.) $(C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C})$

Characteristic	Symbol	V <sub>DD</sub>	Min	Typ <sup>(8.)</sup>	Max	Unit
Output Rise and Fall Time $t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Propagation Delay, Clock to Q ( $2^8$ Output) $t_{PLH}$ , $t_{PHL}$ = (1.7 ns/pF) $C_L$ + 3415 ns $t_{PLH}$ , $t_{PHL}$ = (0.66 ns/pF) $C_L$ + 1217 ns $t_{PLH}$ , $t_{PHL}$ = (0.5 ns/pF) $C_L$ + 875 ns	t <sub>PLH</sub> t <sub>PHL</sub>	5.0 10 15	_ _ _	3.5 1.25 0.9	10.5 3.8 2.9	μs
Propagation Delay, Clock to Q ( $2^{16}$ Output) $t_{PHL}$ , $t_{PLH}$ = (1.7 ns/pF) $C_L$ + 5915 ns $t_{PHL}$ , $t_{PLH}$ = (0.66 ns/pF) $C_L$ + 3467 ns $t_{PHL}$ , $t_{PLH}$ = (0.5 ns/pF) $C_L$ + 2475 ns	t <sub>PHL</sub> t <sub>PLH</sub>	5.0 10 15	_ _ _	6.0 3.5 2.5	18 10 7.5	μs
Clock Pulse Width	t <sub>WH(cl)</sub>	5.0 10 15	900 300 225	300 100 85	_ _ _	ns
Clock Pulse Frequency (50% Duty Cycle)	f <sub>cl</sub>	5.0 10 15	_ _ _	1.5 4.0 6.0	0.75 2.0 3.0	MHz
MR Pulse Width	t <sub>WH(R)</sub>	5.0 10 15	900 300 225	300 100 85	_ _ _	ns
Master Reset Removal Time	t <sub>rem</sub>	5.0 10 15	420 200 200	210 100 100	_ _ _	ns

- The formulas given are for the typical characteristics only at 25°C.
   Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.







Figure 1. Power Dissipation Test Circuit and Waveform







Figure 2. Switching Time Test Circuit and Waveforms

### **EXPANDED BLOCK DIAGRAM**



### FREQUENCY SELECTION TABLE

A	В	Number of Counter Stages n	Count 2 <sup>n</sup>
0	0	13	8192
0	1	10	1024
1	0	8	256
1	1	16	65536

### **TRUTH TABLE**

	State			
Pin	0	1		
Auto Reset, 5	Auto Reset Operating	Auto Reset Disabled		
Master Reset, 6	Timer Operational	Master Reset On		
$Q/\overline{Q}$ , 9	Output Initially Low After Reset	Output Initially High After Reset		
Mode, 10	Single Cycle Mode	Recycle Mode		





Figure 3. Oscillator Circuit Using RC Configuration

### TYPICAL RC OSCILLATOR CHARACTERISTICS



100  $V_{DD} = 10 \text{ V}$ 50 f AS A FUNCTION f, OSCILLATOR FREQUENCY (KHZ) 20 OF R<sub>TC</sub> 10 (C = 1000 pF) $(R_S \approx 2R_{TC})$ 5.0 f AS A FUNCTION 2.0 OF C  $(R_{TC} = 56 \text{ k}\Omega)$ 1.0  $(R_S = 120 \text{ k}\Omega)$ 0.5 0.2 0.1 10 k 100 k 1.0 k 1.0 m R<sub>TC</sub>, RESISTANCE (OHMS) 0.0001 0.001 0.01 0.1 C, CAPACITANCE (µF)

Figure 4. RC Oscillator Stability

Figure 5. RC Oscillator Frequency as a Function of  $R_{tc}$  and  $C_{tc}$ 

### **OPERATING CHARACTERISTICS**

With Auto Reset pin set to a "0" the counter circuit is initialized by turning on power. Or with power already on, the counter circuit is reset when the Master Reset pin is set to a "1". Both types of reset will result in synchronously resetting all counter stages independent of counter state. Auto Reset pin when set to a "1" provides a low power operation.

The RC oscillator as shown in Figure 3 will oscillate with a frequency determined by the external RC network i.e.,

$$f = \frac{1}{2.3 R_{tc} C_{tc}}$$
 if (1 kHz  $\leq f \leq 100$  kHz)

and 
$$R_S \approx 2 \; R_{tc}$$
 where  $R_S \ge 10 \; k\Omega$ 


The time select inputs (A and B) provide a two-bit address to output any one of four counter stages  $(2^8, 2^{10}, 2^{13})$  and  $(2^{16})$ . The  $(2^n)$  counts as shown in the Frequency Selection Table represents the Q output of the N<sup>th</sup> stage of the counter. When A is "1",  $(2^{16})$  is selected for both states of B. However,

when B is "0", normal counting is interrupted and the 9th counter stage receives its clock directly from the oscillator (i.e., effectively outputting 28).

The  $Q/\overline{Q}$  select output control pin provides for a choice of output level. When the counter is in a reset condition and  $Q/\overline{Q}$  select pin is set to a "0" the Q output is a "0", correspondingly when  $Q/\overline{Q}$  select pin is set to a "1" the Q output is a "1".

When the mode control pin is set to a "1", the selected count is continually transmitted to the output. But, with mode pin "0" and after a reset condition the  $R_S$  flip–flop (see Expanded Block Diagram) resets, counting commences, and after  $2^{n-1}$  counts the  $R_S$  flip–flop sets which causes the output to change state. Hence, after another  $2^{n-1}$  counts the output will not change. Thus, a Master Reset pulse must be applied or a change in the mode pin level is required to reset the single cycle operation.

## **DIGITAL TIMER APPLICATION**



When Master Reset (MR) receives a positive pulse, the internal counters and latch are reset. The Q output goes high and remains high until the selected (via A and B) number of clock pulses are counted, the Q output then goes low and remains low until another input pulse is received.


This "one shot" is fully retriggerable and as accurate as the input frequency. An external clock can be used (pin 3 is the clock input, pins 1 and 2 are outputs) if additional accuracy is needed.

Notice that a setup time equal to the desired pulse width output is required immediately following initial power up, during which time Q output will be high.

### **PACKAGE DIMENSIONS**

## **P SUFFIX** PLASTIC DIP PACKAGE

CASE 646-06 **ISSUE M** 






- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
   DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- 5. ROUNDED CORNERS OPTIONAL.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.715	0.770	18.16	18.80
В	0.240	0.260	6.10	6.60
С	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100	BSC	2.54	BSC
Н	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.290	0.310	7.37	7.87
М		10°		10°
N	0.015	0.039	0.38	1.01

### **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751A-03 ISSUE F



### NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI
  Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.

- 2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE
  MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
  PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0 °	7°	0°	7°
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

### **PACKAGE DIMENSIONS**

### **DT SUFFIX** PLASTIC TSSOP PACKAGE CASE 948G-01 **ISSUE O**



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y 14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.


  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED
- 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL NOT
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED
  0.25 (0.010) PER SIDE.
  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
  6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  7. DIMENSION A AND B ARE TO BE

DETERMINED AT DATUM PLANE -W						
DETE		IETERS		HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.90	5.10	0.193	0.200		
В	4.30	4.50	0.169	0.177		
С		1.20		0.047		
D	0.05	0.15	0.002	0.006		
F	0.50	0.75	0.020	0.030		
G	0.65	BSC	0.026 BSC			
Н	0.50	0.60	0.020	0.024		
J	0.09	0.20	0.004	0.008		
J1	0.09	0.16	0.004	0.006		
K	0.19	0.30	0.007	0.012		
K1	0.19	0.25	0.007	0.010		
L	6.40 BSC		0.252	BSC		
M	0 °	8°	0°	8°		

### PACKAGE DIMENSIONS

### **F SUFFIX** PLASTIC EIAJ SOIC PACKAGE CASE 965-01 **ISSUE O**



### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI V14 5M 1982
- CONTROLLING DIMENSION: MILLIMETER
- B. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  I. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

  THE LEAD WIDTH DIMENSION (b) DOES NOT
- INCLUDE DAMBAR PROTRUSION. ALLOWABLE
  DAMBAR PROTRUSION. ALLOWABLE
  DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
  TOTAL IN EXCESS OF THE LEAD WIDTH
  DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT, MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018)

	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A <sub>1</sub>	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
Ε	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050 BSC	
HE	7.40	8.20	0.291	0.323
0.50	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10 °
Q <sub>1</sub>	0.70	0.90	0.028	0.035
Z		1.42		0.056

are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or door the support of surgical implant into the support of surgical implant into the body. The support of surgical implant into the body or other application in which the failure of the SCILLC product could create a situation where personal injury or door the support of surgical implant into the body. death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## **PUBLICATION ORDERING INFORMATION**

## NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

### N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

Phone: (+1) 303-308-7141 (M-F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

### EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, England, Ireland

### **CENTRAL/SOUTH AMERICA:**

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001-800-4422-3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549

Phone: 81-3-5740-2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative

MC14541B/D