

# MB8421/8422-90/-90L/-90LL/-12/-12L/-12LL CMOS 16K-BIT DUAL-PORT SRAM


## 2K x 8 Bits CMOS Dual-Port Static Random Access Memory

The Fujitsu MB8421 and MB8422 are 2,048 words x 8 bits dual-port high-performance static random access memories (SRAMs) fabricated in CMOS. The SRAMs use asynchronous circuits; thus, no external clocks are required. MB8421 and MB8422 provide the user with two separately controlled I/O ports with independent addresses, Chip Select (CS), Write Enable (WE), Output Enable (OE), and I/O functions. This arrangement permits independent access to any memory location for either a Read or Write operation – a useful feature for shared data processing applications. These devices have an automatic power-down feature controlled by CS.

To avoid data contention on the same address, a BUSY input is provided for address arbitration; in addition, MB8421 utilizes an interrupt (INT) flag which allows communication between systems on either side of the RAM. Both devices use a single +5 V power supply and all pins are TTL-compatible.

Some typical applications for these memory devices are multiprocessing systems, distributed networks, external register files, and peripheral controllers.

- Organization: 2,048 words x 8 bits
- Static operation: no clocks or timing strobe required
- Access time:  $t_{AA} = t_{ACS} = 90$  ns max. (MB8421/22-90)  
(MB8421/22-90L)  
(MB8421/22-90LL)
- $t_{AA} = t_{ACS} = 120$  ns max. (MB8421/22-12)  
(MB8421/22-12L)  
(MB8421/22-12LL)
- Power consumption for the standard version:  
660 mW max. (Both ports active)  
385 mW max. (One port active)  
38.5 mW max. (Both ports standby, TTL)  
11 mW max. (Both ports standby, CMOS)
- Power consumption for the L and LL-versions:  
495 mW max. (Both ports active)  
275 mW max. (One port active)  
27.5 mW max. (Both ports standby, TTL)  
1.1 mW max. (Both ports standby, CMOS)
- Single +5 V power supply  $\pm 10\%$  tolerance
- TTL compatible inputs and outputs
- Three-state outputs with OR-tie capacity
- Electrostatic protection for all inputs and outputs
- Address arbitration function: BUSY flag
- Interrupt function for communication between systems (MB8421 only): INT flag
- Data retention voltage: 2 V min.
- Standard Plastic Packages:  
48-pin DIP MB8422-xx(L/LL)P  
52-pin DIP MB8421-xx(L/LL)P  
64-pin QFP MB8421-xx(L/LL)PFQ



4

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

**MB8421/22-90/-90L/-90LL**

**MB8421/22-12/-12L/-12LL**


**ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

Parameter	Designator	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.5 to +7	V
Input Voltage on any pin with respect to V <sub>SS</sub>	V <sub>IN</sub>	-0.5 to V <sub>CC</sub> +0.5	V
Output Voltage on any I/O pin with respect to V <sub>SS</sub>	V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> +0.5	V
Output Current	I <sub>OUT</sub>	± 20	mA
Power dissipation	PD	1.0	W
Temperature Under Bias	T <sub>BIAS</sub>	-10 to +85	°C
Storage Temperature	T <sub>STG</sub>	-40 to +125	

**NOTE:**

Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Fig. 1 — BLOCK DIAGRAM OF MB8421/22



NOTES: MB8421 only.


## I/O CAPACITANCE ( $T_A = 25^\circ\text{C}$ , $f = 1 \text{ MHz}$ )

Parameter	Symbol	Typ	Max	Unit
Input Capacitance ( $V_{IN} = 0V$ )	C <sub>IN</sub>		10	pF
I/O Capacitance ( $V_{I/O} = 0V$ )	C <sub>I/O</sub>		10	pF

**MB8421/22-90/-90L/-90LL**

**MB8421/22-12/-12L/-12LL**

## PIN ASSIGNMENTS



**4**

## PIN DESCRIPTIONS

Left Port	Right Port	Function	Left Port	Right Port	Function
WE <sub>L</sub>	WE <sub>R</sub>	Write Enable	INT <sub>L</sub>	INT <sub>R</sub>	Interrupt Flag
CS <sub>L</sub>	CS <sub>R</sub>	Chip Select	A0L -- A10L	A0R -- A10R	Address
OE <sub>L</sub>	OER	Output Enable	I/O0L-- I/O7L	I/O0R-- I/O7R	Data Input/Output
BUSY <sub>L</sub>	BUSY <sub>R</sub>	Busy Flag	Vcc		Power (Common)
			Vss		Ground (Common)

## FUNCTIONAL OPERATION

The MB8421 and MB8422 provide two ports with separate control signals, address inputs, and input/output data pins that allow asynchronous read and write operations to any memory location. Each device has an on-chip automatic power-down feature controlled by CS that places the respective port in the standby mode when the chip is deselected (CS is HIGH).

When a port is enabled, access to the entire memory array is permitted. Each port has an independent Output Enable (OE) control that is active in the read mode and enables the output drivers. Non-contention Read/Write conditions are shown in the following Truth Table; a simplified block diagram of the dual-port SRAM is shown in Fig. 1.

## NON-CONTENTION READ/WRITE CONTROL

LEFT PORT INPUTS <sup>1</sup>			RIGHT PORT INPUTS <sup>1</sup>			FLAGS		FUNCTION
R/W <sub>L</sub>	CS <sub>L</sub>	OE <sub>L</sub>	R/W <sub>R</sub>	CS <sub>R</sub>	OE <sub>R</sub>	BUSY <sub>L</sub>	BUSY <sub>R</sub>	
X	H	X	X	X	X	H	H	Left Port in Power Down Mode
X	X	X	X	H	X	H	H	Right Port in Power Down Mode
L	L	X	X	X	X	H	H	Data on Left Port Written Into Memory
H	L	L	X	X	X	H	H	Data in Memory Output on Left Port
X	X	X	L	L	X	H	H	Data on Right Port Written Into Memory
X	X	X	H	L	L	H	H	Data in Memory Output on Right Port

NOTES:

1. A0<sub>L</sub>-A10<sub>L</sub> ≠ A0<sub>R</sub> - A10<sub>R</sub>
2. H = HIGH, L = LOW, X = Don't Care

## ARBITRATION LOGIC

The arbitration logic resolves an address match or chip-enable match and determines the access priority. In both cases, an active BUSY flag is set for the port-in-waiting. Since both ports are asynchronous, there is the possibility of accessing the same memory location from both sides. In the read mode, this condition is not a problem. However, this is a problem when both ports are in a write mode with different data words or when one port is reading and the other is writing. When both ports access the same memory location, the on-chip arbitration logic determines which port has access and the BUSY flag for the delayed port is set active LOW and all operations on that port are inhibited. The delayed port can be accessed when the BUSY flag becomes inactive. Basic modes of arbitration are described in subsequent paragraphs.

4

1. When addresses for both the left and right ports match and are valid before CS is active, the on-chip control logic arbitrates between CS<sub>L</sub> and CS<sub>R</sub> for device access. Refer to the following Truth Table for signal states; timing detail is shown later in this data sheet under "Data Contention Cycle No. 2 (CS controlled)."
2. When CS<sub>L</sub> and CS<sub>R</sub> are LOW before an address match, on-chip control logic arbitrates between the left and right addresses for device access. Signal states for this condition are shown in the following Truth Table; timing detail is shown under "Data Contention Cycle No. 1 (Address Controlled)."

### ARBITRATION WITH ADDRESS MATCH BEFORE CS

LEFT PORT				RIGHT PORT				FLAGS		FUNCTION
R/W <sub>L</sub>	CS <sub>L</sub>	OE <sub>L</sub>	A0 <sub>L</sub> -A10 <sub>L</sub>	R/W <sub>R</sub>	CS <sub>R</sub>	OE <sub>R</sub>	A0 <sub>R</sub> -A10 <sub>R</sub>	BUSY <sub>L</sub>	BUSY <sub>R</sub>	
X	LBR	X	MATCH	X	L	X	MATCH	H	L	Left Operation Permitted Right Operation Not Permitted
X	L	X	MATCH	X	LBL	X	MATCH	L	H	Right Operation Permitted Left Operation Not Permitted
X	LST	X	MATCH	X	LST	X	MATCH	H	L	Arbitration Resolved

NOTES: X = Don't Care, L = Low, H = High, LST = Low Same Time, LBR = Low Before Right, LBL = Low Before Left

### ADDRESS ARBITRATION WITH CS LOW BEFORE ADDRESS MATCH

LEFT PORT				RIGHT PORT				FLAGS		FUNCTION
R/W <sub>L</sub>	CS <sub>L</sub>	OE <sub>L</sub>	A0 <sub>L</sub> -A10 <sub>L</sub>	R/W <sub>R</sub>	CS <sub>R</sub>	OE <sub>R</sub>	A0 <sub>R</sub> -A10 <sub>R</sub>	BUSY <sub>L</sub>	BUSY <sub>R</sub>	
X	L	X	VBR	X	L	X	VALID	H	L	Left Operation Permitted Right Operation Not Permitted
X	L	X	VALID	X	L	X	VBL	L	H	Right Operation Permitted Left Operation Not Permitted
X	L	X	VST	X	L	X	VST	H	L	Arbitration Resolved

NOTES: X = Don't Care, L = Low, H = High, VST = Valid Same Time, VBR = Valid Before Right, VBL = Valid Before Left

**MB8421/22-90/-90L/-90LL**

**MB8421/22-12/-12L/-12LL**

When both  $\overline{CS}_L$  and  $\overline{CS}_R$  are low at the same time ( $\overline{CS}$  controlled) or when both left-and-right addresses are valid at the same time (address controlled), the  $\overline{BUSY}_R$  flag for the right port is set to the active LOW state and access is granted to the left port.

For the Intel 8086 and Fujitsu's MBL8086 as well as most other microprocessors, the asynchronous  $\overline{BUSY}$  signal can be directly tied to the READY input, providing setup-and-hold time requirements are met.

## INTERRUPT FUNCTION

The interrupt ( $\overline{INT}$ ) function provides communication between systems on both sides of the dual-port RAM.  $\overline{INT}_L$  is set LOW when the processor on the right port writes to address 7FE (A0 = L and A1-A10 = H). When the left port acknowledges by reading address 7FE,  $\overline{INT}_L$  is then reset to HIGH. In essence, address 7FE serves as an 8-bit mailbox that transfers information from the right port to the left port. When  $\overline{INT}_R$  is set LOW, the processor on the left port writes to address 7FF (A0-A10=H). When the right port

acknowledges by reading address 7FF,  $\overline{INT}_R$  is then reset to HIGH. Hence, address 7FF serves as a second 8-bit mailbox, transferring information from the left port to the right port.

On power-up,  $\overline{INT}_L$  and  $\overline{INT}_R$  are set to a HIGH state. However, if one port is in the standby mode, the standby port can still be interrupted by the processor on the other port. But if the  $\overline{BUSY}$  flag is set to the LOW state, the port associated with that flag cannot set or reset the  $\overline{INT}$  flag.

## RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

**4**

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Supply Voltage	Vcc	4.5	5.0	5.5	V
Operating Temperature	TA	0		70	°C

## DC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted.)

Parameter	Symbol	Condition	MB8421/ MB8422-90/12		MB8421/MB8422 -90L/-90LL/-12L/-12LL		Unit
			Min	Max	Min	Max	
Operating Supply Current (Both ports Active)	ICC	Cycle = Min Duty = 100% IOUT = 0 mA		120		90	mA
Standby Supply Current	ISB1	Both ports at Standby $\overline{CS}_L$ & $\overline{CS}_R$ = VIH		7		5	mA
	ISB2	One port at Standby $\overline{CS}_L$ or $\overline{CS}_R$ = VIH, IOUT = 0 mA		70		50	mA
	ISB3	Both ports at Full Standby $\overline{CS}_L$ & $\overline{CS}_R$ $\geq$ Vcc -0.2V		2		0.2	mA
	ISB4	One port at Full Standby $\overline{CS}_L$ or $\overline{CS}_R$ $\geq$ Vcc -0.2V IOUT = 0 mA		70		50	mA
Input Leakage Current	ILI	VIN = 0V to Vcc	-10	10	-10	10	µA
Output Leakage Current	ILO	$\overline{CS}$ = VIH, VOUT = 0V to Vcc	-10	10	-10	10	µA
Input High Voltage	VIH		2.2	Vcc +0.3	2.2	Vcc +0.3	V
Input Low Voltage	VIL		-0.3	0.8	-0.3	0.8	V
Output High Voltage	VOH (Note)	IOUT = -1.0 mA	2.4		2.4		V
Output Low Voltage	VOL	IOUT = 3.2 mA		0.4		0.4	V
Output Low Voltage for Open-Drain	VOL	IOUT = 8 mA		0.4		0.4	V

NOTE: The  $\overline{BUSY}$  and  $\overline{INT}$  pins require pull-up resistors because they are open-drain outputs.


## AC CHARACTERISTICS

(Recommended Operations Conditions unless otherwise noted.)


Parameter	Symbol	MB8421-90/90L/90LL		MB8421-12/12L/12LL		Unit
		Min	Max	Min	Max	
<b>Read Cycle Parameters &amp; Timing Diagrams</b>						
Read Cycle Time	$t_{RC}$	90		120		ns
Address Access Time	$t_{AA}$		90		120	ns
Chip Select Access Time	$t_{ACS}$		90		120	ns
Output Enable Access Time	$t_{AOE}$		40		50	ns
Output Hold from Address Change	$t_{OH}$	10		10		ns
Chip Select to Output Low-Z (Note 1)	$t_{CLZ}$	5		5		ns
Output Enable to Output Low-Z (Note 1)	$t_{OLZ}$	5		5		ns
Chip Select to Output High-Z (Note 1)	$t_{CHZ}$		40		50	ns
Output Enable to Output High-Z (Note 1)	$t_{OHZ}$		40		50	ns
Power up from Chip Select	$t_{PU}$	0		0		ns
Power down from Chip Select	$t_{PD}$		50		60	ns

4

Read Cycle No. 1<sup>2, 3</sup>:



Read Cycle No. 2<sup>2</sup>:



Legend: Don't Care Undefined

### NOTES:

1. Transition is measured at a point of  $\pm 500$  mV from steady-state voltage with an output capacitance of 5pF.
2. WE is High during read cycle.
3. Device is continuously selected ( $\overline{CS} = \overline{OE} = VIL$ ).

MB8421/22-90/-90L/-90LL

MB8421/22-12/-12L/-12LL

## AC CHARACTERISTICS (Continued)

Parameter	Symbol	MB8421-90/90L/90LL		MB8421-12/12L/12LL		Unit
		Min	Max	Min	Max	
<b>Write Cycle Parameters &amp; Timing Diagrams</b>						
Write Cycle Time	$t_{WC}$	90		120		ns
Address Valid to End of Write	$t_{AW}$	85		100		ns
Chip Select to End of Write	$t_{CW}$	85		100		ns
Address Setup Time	$t_{AS}$	0		0		ns
Write Pulse Width	$t_{WP}$	60		70		ns
Write Recovery Time	$t_{WR}$	0		0		ns
Data Valid to End of Write	$t_{DW}$	40		40		ns
Data Hold Time	$t_{DH}$	0		0		ns
Write Enable to Output Low-Z (Note 4)	$t_{OW}$	0		0		ns
Write Enable to Output High-Z (Note 4)	$t_{WZ}$		40		50	ns

**Write Cycle No. 1 (WE Controlled)<sup>1,2</sup>**

**Write Cycle No. 2 (CS Controlled)<sup>1,2,3</sup>**

Legend: Don't Care Undefined


### NOTES:

- The Write Enable (WE) signal must be high during an address transition.
- If the Output Enable (OE) and Chip Select (CS) signals are in the Read Mode, the associated I/O pins are in the output state; accordingly, input signals of opposite phase must not be applied to the outputs.
- If CS goes high prior to or coincident with the low-to-high transition of WE, the output remains in high-impedance state.
- This parameter is specified at a point  $\pm 500$  mV from steady-state voltage with an output capacitance of 5 pF.

## AC CHARACTERISTICS (Continued)


Parameter	Symbol	MB8421-90/90L MB8422-90/90L		MB8421-12/12L MB8422-12/12L		Unit
		Min	Max	Min	Max	
<b>BUSY Parameters &amp; Data Contention Timing</b>						
BUSY Access Time from Address	$t_{BAA}$		45		60	ns
BUSY Output High-Z from Address	$t_{BDA}$		45		60	ns
BUSY Access Time from CS	$t_{BAC}$		45		60	ns
BUSY Output High-Z from CS	$t_{BDC}$		45		60	ns
Arbitration Priority Set up Time	$t_{APS}$	20		25		ns

Data Contention Cycle No. 1 (Address Controlled)<sup>1, 2</sup>:



4

Data Contention Cycle No. 2 ( $\overline{CS}$  Controlled)<sup>1, 3</sup>:



### NOTES:

- In case of dual-access at the same memory location, the port that accesses the RAM first sets the **BUSY** flag HIGH.
- Chip Select ( $\overline{CS}$ ) signal must be low before or coincident with an address transition.
- Address is valid prior to or coincidence with the high-to-low transition of  $\overline{CS}$ .

MB8421/22-90/-90L/-90LL  
 MB8421/22-12/-12L/-12LL


## AC CHARACTERISTICS (Continued)

Parameter	Symbol	MB8421-90/90L MB8422-90/90L		MB8421-12/12L MB8422-12/12L		Unit
		Min	Max	Min	Max	
<b>Interrupt Parameters &amp; Timing Diagram</b>						
INT Set Time (Note)	$t_{INS}$		80		100	ns
INT Reset Time (Note)	$t_{INR}$		80		100	ns
<b>Interrupt Cycle Timing</b>						
Address R (Address L)		7FE (7FF)				
		$t_{AS}$		$t_{WR}$		
$\overline{WE}_R$ ( $\overline{WE}_L$ )						
Address L (Address R)		7FE (7FF)				
		$t_{WR}$				
$\overline{WE}_L$ ( $\overline{WE}_R$ )		Hatched				
$\overline{OE}_L$ ( $\overline{OE}_R$ )		Hatched				
$\overline{INT}_L$ ( $\overline{INT}_R$ )		$t_{INS}$		$t_{INR}$		
				$t_{INR}$		
Legend:  Undefined						
NOTE: MB8421 only.						

## AC CHARACTERISTICS (Continued)

### DATA RETENTION PARAMETERS & TIMING

Parameter	Symbol	MB8421-90/12 MB8422-90/12		MB8421-90L/12L MB8422-90L/12L		Unit
		Min	Max	Min	Max	
<b>Data Retention Parameters &amp; Timing</b>						
Data Retention Supply Voltage	VDR	2.0	5.5	2.0	5.5	V
Data Retention Supply Current (Note)	IDR		0.2		0.02	mA
Data Retention Setup Time	t <sub>DRS</sub>	0		0		ns
Operation Recovery Time	t <sub>R</sub>	t <sub>RC</sub>		t <sub>RC</sub>		ns





The timing diagram illustrates the Data Retention Mode. It shows the Vcc supply voltage, the CS control signal, and the VDR threshold. The Vcc signal is constant at 4.5V during the retention period. The CS signal is low (2.2V) before t<sub>DRS</sub>, high (Vcc) during the retention period, and low again after t<sub>R</sub>. The VDR threshold is indicated by a dashed line at 3V. A note below the diagram specifies CS<sub>L</sub> & CS<sub>R</sub> ≥ Vcc - 0.2V. A legend indicates that a hatched pattern represents 'Undefined'.

NOTE: V<sub>CC</sub> = V<sub>DRA</sub> = 3V  
CS<sub>L</sub> & CS<sub>R</sub> ≥ V<sub>CC</sub> - 0.2

4

### AC TEST CONDITIONS

Input Pulse Levels: 0 to 3.0V	+5V	1250 Ω	+5V	575 Ω
Input Pulse Rise & Fall Times: t <sub>R</sub> , t <sub>F</sub> = 5ns				
Timing Reference Levels: 1.5V				
Output Loads:				
 				

NOTE: Includes jig and stray capacitance.


MB8421/22-90/-90L/-90LL

MB8421/22-12/-12L/-12LL

## PACKAGE DIMENSIONS

(Suffix: P)

### 48-LEAD PLASTIC DUAL IN-LINE PACKAGE (Case No. : DIP-48P-M02)




©1988 FUJITSU LIMITED D48003S-3C

Dimensions in  
inches (millimeters)

## PACKAGE DIMENSIONS (Continued)

(Suffix: PFQ)



© 1990 FUJITSU LIMITED F64013S-2C

MB8421/22-90/-90L/-90LL


MB8421/22-12/-12L/-12LL

## PACKAGE DIMENSIONS (Continued)


(Suffix: P)

### 52-LEAD PLASTIC DUAL IN-LINE PACKAGE

(Case No. : DIP-52P-M01)



4



©1988 FUJITSU LIMITED D52002S-2C

Dimensions in  
inches (millimeters)