

# MEMORY Mobile FCRAM™

CMOS

## 16 Mbit (1 M word × 16 bit) Mobile Phone Application Specific Memory

### MB82D01171B<sub>-60L/-60LL/-70L/-70LL</sub>

CMOS 1,048,576-WORD × 16 BIT  
Fast Cycle Random Access Memory  
with Low Power SRAM Interface

#### DESCRIPTION

The Fujitsu MB82D01171B is a CMOS Fast Cycle Random Access Memory (FCRAM) with asynchronous Static Random Access Memory (SRAM) interface containing 16,777,216 storages accessible in a 16-bit format. This MB82D01171B is suited for mobile applications such as Cellular Handset and PDA.


Note: FCRAM is a trademark of Fujitsu Limited, Japan.

#### PRODUCT LINEUP

Parameter	MB82D01171B			
	60L	60LL	70L	70LL
Access Time ( $t_{AA}$ Max, $t_{CE}$ Max)	60 ns		70 ns	
Active Current ( $I_{DDA1}$ Max)	20 mA			
Standby Current ( $I_{DDs1}$ Max)	100 $\mu$ A	70 $\mu$ A	100 $\mu$ A	70 $\mu$ A
Power Down Current ( $I_{DDP}$ Max)	10 $\mu$ A			

#### PACKAGES

48-ball plastic FBGA




(BGA-48P-M18)

## ■ FEATURES

- Asynchronous SRAM Interface
- 1 M word × 16 bit Organization
- Fast Random Access Time :  $t_{AA} = t_{CE} = 60 \text{ ns}, 70 \text{ ns}$
- Low Power Consumption :  $I_{DDs1} = 100 \mu\text{A}$  (L version) ,  $70 \mu\text{A}$  (LL version)
- Wide Operating Conditions :  $V_{DD} = +2.3 \text{ V to } +2.7 \text{ V}$   
 $+2.7 \text{ V to } +3.1 \text{ V}$   
 $+3.1 \text{ V to } +3.5 \text{ V}$   
 $T_A = -30 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$
- Byte Write Control
- 8 words Address Access Capability
- Power Down Control by CE2

## PIN ASSIGNMENTS




## PIN DESCRIPTION

Pin Name	Description
A <sub>19</sub> to A <sub>0</sub>	Address Input
$\overline{\text{CE1}}$	Chip Enable (Low Active)
CE <sub>2</sub>	Chip Enable (High Active)
$\overline{\text{WE}}$	Write Enable (Low Active)
$\overline{\text{OE}}$	Output Enable (Low Active)
$\overline{\text{LB}}$	Lower Byte Write Control (Low Active)
$\overline{\text{UB}}$	Upper Byte Write Control (Low Active)
DQ <sub>8</sub> to DQ <sub>1</sub>	Lower Byte Data Input/Output
DQ <sub>16</sub> to DQ <sub>9</sub>	Upper Byte Data Input/Output
V <sub>DD</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection

# MB82D01171B-60L/-60LL/-70L/-70LL

## ■ BLOCK DIAGRAM



## ■ FUNCTION TRUTH TABLE

Mode	CE2	$\overline{CE1}$	$\overline{WE}$	$\overline{OE}$	$\overline{LB}$	$\overline{UB}$	A <sub>19</sub> to A <sub>0</sub>	DQ <sub>8</sub> to DQ <sub>1</sub>	DQ <sub>16</sub> to DQ <sub>9</sub>	I <sub>DD</sub>	Data Retention	
Standby (Deselect)	H	H	X	X	X	X	X	High-Z	High-Z	I <sub>DDS</sub>	Yes	
Output Disable* <sup>1</sup>		L	H	H	X	X	*5	High-Z	High-Z	I <sub>DDA</sub>		
No Read			H	L	H	H	Valid	High-Z	High-Z			
Read* <sup>2</sup>					L* <sup>4</sup>	L* <sup>4</sup>	Valid	Output Valid	Output Valid			
Write (Upper Byte)			L	H	H	H	L	Valid	Invalid			Input Valid
Write (Lower Byte)						L	H	Valid	Input Valid			Invalid
Write (Word)						L	L	Valid	Input Valid			Input Valid
Power Down * <sup>3</sup>	L	X	X	X	X	X	X	High-Z	High-Z	I <sub>DDP</sub>	No	

Note : L = Logic Low, H = Logic High, X = either "L" or "H", High-Z = High Impedance

\*1 : Output Disable mode should not be kept longer than 1 μs.

\*2 : Byte control at Read mode is not supported.

\*3 : Power Down mode can be entered from Standby state and all DQ pins are in High-Z state.

\*4 : Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low for Read operation.

\*5 : Can be either V<sub>IL</sub> or V<sub>IH</sub> but must be valid before Read or Write.

# MB82D01171B-60L/-60LL/-70L/-70LL

## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min	Max	
Voltage of V <sub>DD</sub> Supply Relative to V <sub>SS</sub>	V <sub>DD</sub>	-0.5	+3.6	V
Voltage at Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub>	-0.5	+3.6	V
	V <sub>OUT</sub>	-0.5	+3.6	V
Short Circuit Output Current	I <sub>OUT</sub>	-50	+50	mA
Storage Temperature	T <sub>STG</sub>	-55	+125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value		Unit
		Min	Max	
Supply Voltage *1	V <sub>DD</sub> (31)	3.1	3.5	V
	V <sub>DD</sub> (27)	2.7	3.1	V
	V <sub>DD</sub> (23)	2.3	2.7	V
	V <sub>SS</sub>	0	0	V
High Level Input Voltage *1, *2	V <sub>IH</sub> (31)	2.6	V <sub>DD</sub> + 0.3 and ≤ 3.6	V
	V <sub>IH</sub> (27)	2.2	V <sub>DD</sub> + 0.3	V
	V <sub>IH</sub> (23)	2.0	V <sub>DD</sub> + 0.3	V
Low Level Input Voltage *1, *3	V <sub>IL</sub> (31)	-0.3	0.6	V
	V <sub>IL</sub> (27)	-0.3	0.5	V
	V <sub>IL</sub> (23)	-0.3	0.4	V
Ambient Temperature	T <sub>A</sub>	-30	85	°C

\*1 : All voltages are referenced to V<sub>SS</sub>.

\*2 : Maximum DC voltage on input and I/O pins are V<sub>DD</sub> + 0.3 V. During voltage transitions, inputs may overshoot to V<sub>DD</sub> + 1.0 V for periods of up to 5 ns.

\*3 : Minimum DC voltage on input or I/O pins are -0.3 V. During voltage transitions, inputs may undershoot V<sub>SS</sub> to -1.0 V for periods of up to 5 ns.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## ■ PIN CAPACITANCE

(f = 1.0 MHz, T<sub>A</sub> = +25 °C)

Parameter	Symbol	Conditions	Value			Unit
			Min	Typ	Max	
Address Input Capacitance	C <sub>IN1</sub>	V <sub>IN</sub> = 0 V	—	—	5	pF
Control Input Capacitance	C <sub>IN2</sub>	V <sub>IN</sub> = 0 V	—	—	5	pF
Data Input/Output Capacitance	C <sub>IO</sub>	V <sub>IO</sub> = 0 V	—	—	8	pF

## ■ DC CHARACTERISTICS

Parameter		Symbol	Conditions	Value		Unit		
				Min	Max			
Input Leakage Current		I <sub>LI</sub>	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	-1.0	+1.0	μA		
Output Leakage Current		I <sub>LO</sub>	0 V ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> , Output Disable	-1.0	+1.0	μA		
Output High Voltage Level		V <sub>OH(31)</sub>	V <sub>DD</sub> = V <sub>DD(31)</sub> , I <sub>OH</sub> = -0.5 mA	2.5	—	V		
		V <sub>OH(27)</sub>	V <sub>DD</sub> = V <sub>DD(27)</sub> , I <sub>OH</sub> = -0.5 mA	2.2	—	V		
		V <sub>OH(23)</sub>	V <sub>DD</sub> = V <sub>DD(23)</sub> , I <sub>OH</sub> = -0.5 mA	1.8	—	V		
Output Low Voltage Level		V <sub>OL</sub>	I <sub>OL</sub> = 1 mA	—	0.4	V		
V <sub>DD</sub> Power Down Current		I <sub>D DP</sub>	V <sub>DD</sub> = V <sub>DD Max</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , CE2 ≤ 0.2 V	—	10	μA		
V <sub>DD</sub> Standby Current	L Version	I <sub>DD S</sub>	V <sub>DD</sub> = V <sub>DD(31) Max</sub> , V <sub>IN</sub> = V <sub>DD</sub> - 0.5 V or V <sub>IL</sub> , CE1 = CE2 = V <sub>IH</sub>	—	2.0	mA		
	LL Version			—	1.5			
	L Version	I <sub>DD S</sub>	V <sub>DD</sub> = V <sub>DD(27, 23) Max</sub> , V <sub>IN</sub> = V <sub>DD</sub> - 0.5 V or V <sub>IL</sub> , CE1 = CE2 = V <sub>IH</sub>	—	1.0	mA		
	LL Version			—	0.5			
	L Version	I <sub>DD S1</sub>	V <sub>DD</sub> = V <sub>DD(31) Max</sub> , V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2 V, CE1 = CE2 ≥ V <sub>DD</sub> - 0.2 V	—	150	μA		
	LL Version			—	100			
	L Version			I <sub>DD S1</sub>	V <sub>DD</sub> = V <sub>DD(27, 23) Max</sub> , V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2 V, CE1 = CE2 ≥ V <sub>DD</sub> - 0.2 V	—	100	μA
	LL Version					—	70	
V <sub>DD</sub> Active Current		I <sub>DD A1</sub>	V <sub>DD</sub> = V <sub>DD Max</sub> , V <sub>IN</sub> = V <sub>DD</sub> - 0.5 V or V <sub>IL</sub> , CE1 = V <sub>IL</sub> and CE2 = V <sub>IH</sub> , I <sub>OUT</sub> = 0 mA	t <sub>rc</sub> / t <sub>wc</sub> = Min	—	20	mA	
		I <sub>DD A2</sub>	V <sub>DD</sub> = V <sub>DD Max</sub> , V <sub>IN</sub> = V <sub>DD</sub> - 0.5 V or V <sub>IL</sub> , CE1 = V <sub>IL</sub> and CE2 = V <sub>IH</sub> , I <sub>OUT</sub> = 0 mA	t <sub>rc</sub> / t <sub>wc</sub> = 1 μs	—	3.0		

- Notes:
- All voltages are referenced to V<sub>SS</sub>.
  - DC Characteristics are measured after following POWER-UP timing.
  - I<sub>OUT</sub> depends on the output load conditions.

# MB82D01171B-60L/-60LL/-70L/-70LL

## ■ AC CHARACTERISTICS

### (1) Read Operation

Parameter	Symbol	-60L/-60LL		-70L/-70LL		Unit	Notes
		Min	Max	Min	Max		
Read Cycle Time	$t_{RC}$	80	—	90	—	ns	
Chip Enable Access Time	$t_{CE}$	—	60	—	70	ns	*1, *3
Output Enable Access Time	$t_{OE}$	—	35	—	40	ns	*1
Address Access Time	$t_{AA}$	—	60	—	70	ns	*1, *4
Output Data Hold Time	$t_{OH}$	5	—	5	—	ns	*1
$\overline{CE1}$ Low to Output Low-Z	$t_{CLZ}$	5	—	5	—	ns	*2
$\overline{OE}$ Low to Output Low-Z	$t_{OLZ}$	0	—	0	—	ns	*2
$\overline{CE1}$ High to Output High-Z	$t_{CHZ}$	—	20	—	25	ns	*2
$\overline{OE}$ High to Output High-Z	$t_{OHZ}$	—	20	—	25	ns	*2
Address Setup Time to $\overline{CE1}$ Low	$t_{ASC}$	-5	—	-5	—	ns	*5
Address Setup Time to $\overline{OE}$ Low	$t_{ASO}$	25	—	30	—	ns	*3, *6
	$t_{ASO[ABS]}$	5	—	5	—	ns	*7
LB/ $\overline{UB}$ Setup Time to $\overline{CE1}$ Low	$t_{BSC}$	-5	—	-5	—	ns	*5
LB/ $\overline{UB}$ Setup Time to $\overline{OE}$ Low	$t_{BSO}$	0	—	0	—	ns	
Address Invalid Time	$t_{AX}$	—	5	—	5	ns	*4, *8
Address Hold Time from $\overline{CE1}$ Low	$t_{CLAH}$	80	—	90	—	ns	*4
Address Hold Time from $\overline{OE}$ Low	$t_{OLAH}$	45	—	50	—	ns	*4, *9
Address Hold Time from $\overline{CE1}$ High	$t_{CHAH}$	-5	—	-5	—	ns	
Address Hold Time from $\overline{OE}$ High	$t_{OHAH}$	-5	—	-5	—	ns	
LB/ $\overline{UB}$ Hold Time from $\overline{CE1}$ High	$t_{CHBH}$	-5	—	-5	—	ns	
LB/ $\overline{UB}$ Hold Time from $\overline{OE}$ High	$t_{OHBH}$	-5	—	-5	—	ns	
$\overline{CE1}$ Low to $\overline{OE}$ Low Delay Time	$t_{CLOL}$	25	1000	30	1000	ns	*3, *6, *9, *10
$\overline{OE}$ Low to $\overline{CE1}$ High Delay Time	$t_{OLCH}$	45	—	50	—	ns	*9
$\overline{CE1}$ High Pulse Width	$t_{CP}$	10	—	12	—	ns	
$\overline{OE}$ High Pulse Width	$t_{OP}$	25	1000	30	1000	ns	*6, *9, *10
	$t_{OP[ABS]}$	10	—	10	—	ns	*7

\*1 : The output load is 50 pF + 1TTL.

\*2 : The output load is 5 pF.

\*3 : The  $t_{CE}$  is applicable if  $\overline{OE}$  is brought to Low before  $\overline{CE1}$  goes Low and is also applicable if actual value of both or either  $t_{ASO}$  or  $t_{CLOL}$  is shorter than specified value.

\*4 : Applicable only to  $A_2$ ,  $A_1$  and  $A_0$  when both  $\overline{CE1}$  and  $\overline{OE}$  are kept at Low for the address access.

\*5 : Applicable if  $\overline{OE}$  is brought to Low before  $\overline{CE1}$  goes Low.

\*6 : The  $t_{ASO}$ ,  $t_{CLOL}$  (Min) and  $t_{OP}$  (Min) are reference values when the access time is determined by  $t_{OE}$ .  
If actual value of each parameter is shorter than specified minimum value,  $t_{OE}$  become longer by the amount of subtracting actual value from specified minimum value.  
For example, if actual  $t_{ASO}$ ,  $t_{ASO}$  (actual), is shorter than specified minimum value,  $t_{ASO}$  (Min), during  $\overline{OE}$  control access (i.e.,  $\overline{CE1}$  stays Low), the  $t_{OE}$  become  $t_{OE}$  (Max) +  $t_{ASO}$  (Min) -  $t_{ASO}$  (actual).

\*7 : The  $t_{ASO[ABS]}$  and  $t_{OP[ABS]}$  is the absolute minimum value during  $\overline{OE}$  control access.

\*8 : The  $t_{AX}$  is applicable when all or two addresses among  $A_2$  to  $A_0$  are switched from previous state.

\*9 : If actual value of either  $t_{CLOL}$  or  $t_{OP}$  is shorter than specified minimum value, both  $t_{OLAH}$  and  $t_{OLCH}$  become  $t_{RC}$  (Min) -  $t_{CLOL}$  (actual) or  $t_{RC}$  (Min) -  $t_{OP}$  (actual).

\*10 : Maximum value is applicable if  $\overline{CE1}$  is kept at Low.



## (2) Write Operation

Parameter	Symbol	-60L/-60LL		-70L/-70LL		Unit	Notes
		Min	Max	Min	Max		
Write Cycle Time	$t_{WC}$	80	—	90	—	ns	*1
Address Setup Time	$t_{AS}$	0	—	0	—	ns	*2, *9
Address Hold Time	$t_{AH}$	35	—	40	—	ns	*2
$\overline{CE1}$ Write Setup Time	$t_{CS}$	0	1000	0	1000	ns	*9
$\overline{CE1}$ Write Hold Time	$t_{CH}$	0	1000	0	1000	ns	
$\overline{WE}$ Setup Time	$t_{WS}$	0	—	0	—	ns	
$\overline{WE}$ Hold Time	$t_{WH}$	0	—	0	—	ns	
$\overline{LB}$ and $\overline{UB}$ Setup Time	$t_{BS}$	-5	—	-5	—	ns	
$\overline{LB}$ and $\overline{UB}$ Hold Time	$t_{BH}$	-5	—	-5	—	ns	
$\overline{OE}$ Setup Time	$t_{OES}$	0	1000	0	1000	ns	*3
$\overline{OE}$ Hold Time	$t_{OEH}$	25	1000	35	1000	ns	*3, *4
	$t_{OEH[ABS]}$	12	—	15	—	ns	*5
$\overline{OE}$ High to $\overline{CE1}$ Low Setup Time	$t_{OHCL}$	-5	—	-5	—	ns	*6
Address Hold Time from $\overline{OE}$ High	$t_{OHAH}$	-5	—	-5	—	ns	*7
$\overline{CE1}$ Write Pulse Width	$t_{CW}$	45	—	50	—	ns	*1, *8
$\overline{WE}$ Write Pulse Width	$t_{WP}$	45	—	50	—	ns	*1, *8, *9
$\overline{CE1}$ Write Recovery Time	$t_{WRC}$	20	—	20	—	ns	*1, *10
$\overline{WE}$ Write Recovery Time	$t_{WR}$	20	1000	20	1000	ns	*1, *3, *10
Data Setup Time	$t_{DS}$	15	—	20	—	ns	
Data Hold Time	$t_{DH}$	0	—	0	—	ns	
$\overline{CE1}$ High Pulse Width	$t_{CP}$	10	—	12	—	ns	*10

\*1 : Minimum value must be equal or greater than the sum of actual  $t_{CW}$  (or  $t_{WP}$ ) and  $t_{WRC}$  (or  $t_{WR}$ ) .

\*2 : New write address is valid from either  $\overline{CE1}$  or  $\overline{WE}$  is brought to High.

\*3 : Maximum value is applicable if  $\overline{CE1}$  is kept at Low and both  $\overline{WE}$  and  $\overline{OE}$  are kept at High.

\*4 : The  $t_{OEH}$  is specified from end of  $t_{WC}$  (Min). The  $t_{OEH}$  (Min) is a reference value when access time is determined by  $t_{OE}$ . If actual value is shorter than specified minimum value,  $t_{OE}$  become longer by the amount of subtracting actual value from specified minimum value.

\*5 : The  $t_{OEH[ABS]}$  is the absolute minimum value if write cycle is terminated by  $\overline{WE}$  and  $\overline{CE1}$  stays Low.

\*6 :  $t_{OHCL}$  (Min) must be satisfied if read operation is not performed prior to write operation.  
In case  $\overline{OE}$  is disabled after  $t_{OHCL}$  (Min) ,  $\overline{WE}$  Low must be asserted after  $t_{RC}$  (Min) from  $\overline{CE1}$  Low.  
In other words, read operation is initiated if  $t_{OHCL}$  (Min) is not satisfied.

\*7 : Applicable if  $\overline{CE1}$  stays Low after read operation.

\*8 :  $t_{CW}$  and  $t_{WP}$  is applicable if write operation is initiated by  $\overline{CE1}$  and  $\overline{WE}$ , respectively.

\*9 : If write operation is terminated by  $\overline{WE}$  followed by  $\overline{CE1} = \text{High}$ , the sum of actual  $t_{CS}$  and  $t_{WP}$ , and the sum of actual  $t_{AS}$  and  $t_{WP}$  must be equal or greater than 60 ns. For example, if actual  $t_{WP}$  is 45 ns,  $t_{CS}$  and  $t_{AS}$  must be equal or greater than 15 ns.

\*10 :  $t_{WRC}$  and  $t_{WR}$  is applicable if write operation is terminated by  $\overline{CE1}$  and  $\overline{WE}$ , respectively.  
In case  $\overline{CE1}$  is brought to High before satisfaction of  $t_{WR}$  (Min) , the  $t_{WRC}$  (Min) is also applied.

# MB82D01171B-60L/-60LL/-70L/-70LL

## (3) Power Down Parameters

Parameter	Symbol	-60L/-60LL		-70L/-70LL		Unit	Note
		Min	Max	Min	Max		
CE2 Low Setup Time for Power Down Entry	t <sub>CSP</sub>	10	—	10	—	ns	
CE2 Low Hold Time after Power Down Entry	t <sub>C2LP</sub>	80	—	90	—	ns	
$\overline{CE1}$ High Hold Time following CE2 High after Power Down Exit	t <sub>CHH</sub>	350	—	350	—	μs	
$\overline{CE1}$ High Setup Time following CE2 High after Power Down Exit	t <sub>CHS</sub>	10	—	10	—	ns	

## (4) Other Timing Parameters

Parameter	Symbol	-60L/-60LL		-70L/-70LL		Unit	Note
		Min	Max	Min	Max		
$\overline{CE1}$ High to $\overline{OE}$ Invalid Time for Standby Entry	t <sub>CHOX</sub>	10	—	10	—	ns	
$\overline{CE1}$ High to $\overline{WE}$ Invalid Time for Standby Entry	t <sub>CHWX</sub>	10	—	10	—	ns	*1
CE2 Low Hold Time after Power-up	t <sub>C2LH</sub>	50	—	50	—	μs	*2
CE2 High Hold Time after Power-up	t <sub>C2HL</sub>	50	—	50	—	μs	*3
$\overline{CE1}$ High Hold Time following CE2 High after Power-up	t <sub>CHH</sub>	350	—	350	—	μs	*2
$\overline{CE1}$ and CE2 High Hold Time during Power-up	t <sub>CHHP</sub>	400	—	400	—	μs	
Input Transition Time	t <sub>r</sub>	1	25	1	25	ns	*4

\*1: It may write some data into any address location if t<sub>CHWX</sub> (Min) is not satisfied.

\*2: Must satisfy t<sub>CHH</sub> (Min) after t<sub>C2LH</sub> (Min) .

\*3: Requires Power Down mode entry and exit after t<sub>C2HL</sub>.


\*4: The Input Transition Time (t<sub>r</sub>) at AC testing is 5 ns as shown in below. If actual t<sub>r</sub> is longer than 5 ns, each AC specification must be relaxed accordingly.

## (5) AC Test Conditions

Parameter	Symbol	Conditions	Measured Value	Unit	Note
Input High Level	V <sub>IH</sub>	—	V <sub>DD</sub> - 0.4	V	
Input Low level	V <sub>IL</sub>	—	0.4	V	
Input Timing Measurement Level	V <sub>REF</sub>	—	1.3	V	
Input Transition Time	t <sub>r</sub>	Between V <sub>IL</sub> and V <sub>IH</sub>	5	ns	


## ■ TIMING DIAGRAM

### 1. READ Timing #1 ( $\overline{\text{OE}}$ Control Access)




Note :  $\overline{\text{CE2}}$  and  $\overline{\text{WE}}$  must be High for entire read cycle.  
 Either or both  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  must be Low when both  $\overline{\text{CE1}}$  and  $\overline{\text{OE}}$  are Low.

## 2. READ Timing #2 ( $\overline{\text{CE1}}$ Control Access)




## 3. READ Timing #3 (Address Access after $\overline{OE}$ Control Access)




Note :  $\overline{CE2}$  and  $\overline{WE}$  must be High for entire read cycle.  
 Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low when both  $\overline{CE1}$  and  $\overline{OE}$  are Low.

## 4. READ Timing #4 (Address Access after $\overline{CE1}$ Control Access)




## 5. WRITE Timing #1 ( $\overline{CE1}$ Control)



Note :  $\overline{CE2}$  must be High for write cycle.


## 6. WRITE Timing #2-1 ( $\overline{WE}$ Control, Single Write Operation)



Note : CE2 must be High for write cycle.




## 7. WRITE Timing #2-2 ( $\overline{\text{WE}}$ Control, Continuous Write Operation)




Note : CE2 must be High for write cycle.

## 8. READ/WRITE Timing #1-1 ( $\overline{CE1}$ Control)




Note : Write address is valid from either  $\overline{CE1}$  or  $\overline{WE}$  of last falling edge.

## 9. READ/WRITE Timing #1-2 ( $\overline{CE1}$ Control)




Note : The  $t_{OEHL}$  is specified from the time satisfied both  $t_{WRC}$  and  $t_{WR}(\text{Min})$  .

## 10. READ ( $\overline{OE}$ Control) /WRITE ( $\overline{WE}$ Control) Timing #2-1




Note :  $\overline{CE1}$  can be tied to Low for  $\overline{WE}$  and  $\overline{OE}$  controlled operation.  
 When  $\overline{CE1}$  is tied to Low, output is exclusively controlled by  $\overline{OE}$ .

## 11. READ ( $\overline{OE}$ Control) /WRITE ( $\overline{WE}$ Control) Timing #2-2




Note :  $\overline{CE1}$  can be tied to Low for  $\overline{WE}$  and  $\overline{OE}$  controlled operation.  
 When  $\overline{CE1}$  is tied to Low, output is exclusively controlled by  $\overline{OE}$ .


## 12. Standby Entry Timing after Read or Write




## 13. POWER DOWN Entry and Exit Timing



## 14. POWER-UP Timing 1




## 15. POWER-UP Timing 2



Note : The  $t_{C2HL}$  specifies from CE2 Low to High transition after  $V_{DD}$  reaches specified minimum level.  $\overline{CE1}$  must be brought to High prior to or together with CE2 Low to High transition.

## 16. POWER-UP Timing 3




Note : Both  $\overline{CE1}$  and CE2 must be High together with  $V_{DD}$ . Otherwise either POWER-UP Timing #1 or #2 must be used for proper operation.

## DATA RETENTION

### 1. Low $V_{DD}$ Characteristics

Parameter	Symbol	Test Conditions	Value		Unit
			Min	Max	
$V_{DD}$ Data Retention Supply Voltage	$V_{DR}$	$\overline{CE1} = CE2 \geq V_{DD} - 0.2 \text{ V}$ or $\overline{CE1} = CE2 = V_{IH}$	2.3	3.5	V
$V_{DD}$ Data Retention Supply Current	L Version	$V_{DD} = V_{DD}^{(23)}$ , $V_{IN} \leq 0.2 \text{ V}$ or $V_{IN} \geq V_{DD} - 0.2 \text{ V}$ , $\overline{CE1} = CE2 \geq V_{DD} - 0.2 \text{ V}$ , $I_{OUT} = 0 \text{ mA}$	—	100	$\mu\text{A}$
	LL Version		—	70	
Data Retention Setup Time	$t_{DRS}$	$V_{DD} = V_{DD}$ at data retention entry	0	—	ns
Data Retention Recovery Time	$t_{DRR}$	$V_{DD} = V_{DD}$ after data retention	100	—	ns
$V_{DD}$ Voltage Transition Time	$\Delta V/\Delta t$	—	0.2	—	V/ $\mu\text{s}$

### 2. Data Retention Timing






## ■ ORDERING INFORMATION

Part Number	Package	Remarks
MB82D01171B-60LPBN	48-ball plastic FBGA 0.75 mm pitch (BGA-48P-M18)	$t_{CE} = 60 \text{ ns Max}$ , $I_{DDs1} = 100 \mu\text{A Max}$
MB82D01171B-60LLPBN	48-ball plastic FBGA 0.75 mm pitch (BGA-48P-M18)	$t_{CE} = 60 \text{ ns Max}$ , $I_{DDs1} = 70 \mu\text{A Max}$
MB82D01171B-70LPBN	48-ball plastic FBGA 0.75 mm pitch (BGA-48P-M18)	$t_{CE} = 70 \text{ ns Max}$ , $I_{DDs1} = 100 \mu\text{A Max}$
MB82D01171B-70LLPBN	48-ball plastic FBGA 0.75 mm pitch (BGA-48P-M18)	$t_{CE} = 70 \text{ ns Max}$ , $I_{DDs1} = 70 \mu\text{A Max}$

# MB82D01171B-60L/-60LL/-70L/-70LL

## ■ PACKAGE DIMENSION



## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0303

© FUJITSU LIMITED Printed in Japan