# MEMORY Mobile FCRAM<sup>TM</sup> cmos

# 16 Mbit (1 M word × 16 bit) Mobile Phone Application Specific Memory

# MB82D01171B-60L/-60LL/-70L/-70LL

CMOS 1,048,576-WORD × 16 BIT Fast Cycle Random Access Memory with Low Power SRAM Interface

#### ■ DESCRIPTION


The Fujitsu MB82D01171B is a CMOS Fast Cycle Random Access Memory (FCRAM) with asynchronous Static Random Access Memory (SRAM) interface containing 16,777,216 storages accessible in a 16-bit format. This MB82D01171B is suited for mobile applications such as Cellular Handset and PDA.

Note: FCRAM is a trademark of Fujitsu Limited, Japan.

#### **■ PRODUCT LINEUP**

Parameter	MB82D01171B						
Farameter	60L	60LL	70L	70LL			
Access Time (taa Max, tce Max)	60 ns 70 ns						
Active Current (Idda1 Max)	20 mA						
Standby Current (IDDS1 Max)	100 μΑ	70 μΑ					
Power Down Current (IDDP Max)	10 μΑ						

#### **■ PACKAGES**





## **■ FEATURES**

- Asynchronous SRAM Interface
- 1 M word × 16 bit Organization
- Fast Random Access Time : taa = tce = 60 ns, 70 ns
- Low Power Consumption :  $I_{DDS1} = 100 \mu A (L \text{ version})$  , 70  $\mu A (LL \text{ version})$
- Wide Operating Conditions :  $V_{DD} = +2.3 \text{ V}$  to +2.7 V


+2.7 V to +3.1 V

+3.1 V to +3.5 V

 $T_A = -30 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}$ 

- Byte Write Control
- 8 words Address Access Capability
- Power Down Control by CE2


## **■ PIN ASSIGNMENTS**



## **■ PIN DESCRIPTION**

Pin Name	Description
A <sub>19</sub> to A <sub>0</sub>	Address Input
CE1	Chip Enable (Low Active)
CE2	Chip Enable (High Active)
WE	Write Enable (Low Active)
ŌĒ	Output Enable (Low Active)
LB	Lower Byte Write Control (Low Active)
ŪB	Upper Byte Write Control (Low Active)
DQ8 to DQ1	Lower Byte Data Input/Output
DQ <sub>16</sub> to DQ <sub>9</sub>	Upper Byte Data Input/Output
V <sub>DD</sub>	Power Supply
Vss	Ground
NC	No Connection

## **■ BLOCK DIAGRAM**



#### **■ FUNCTION TRUTH TABLE**

Mode	CE2	CE1	WE	OE	LB	UB	A <sub>19</sub> to A <sub>0</sub>	DQ8 to DQ1	DQ <sub>16</sub> to DQ <sub>9</sub>	IDD	Data Retention		
Standby (Deselect)		Н	Х	Х	Х	Х	Х	High-Z	High-Z	Idds			
Output Disable*1			Н	Н	Х	Х	*5	High-Z	High-Z				
No Read					Н	Н	Valid	High-Z	High-Z				
Read*2		L	H	H	H	L	L *4	L *4	Valid	Output Valid	Output Valid		
Write (Upper Byte)	Н		L		Н	L	Valid	Invalid	Input Valid	IDDA	Yes		
Write (Lower Byte)				Н	L	Н	Valid	Input Valid	Invalid				
Write (Word)					L	L	Valid	Input Valid	Input Valid				
Power Down *3	L	Х	Х	Х	Х	Х	Х	High-Z	High-Z	IDDP	No		

Note: L = Logic Low, H = Logic High, X = either "L" or "H", High-Z = High Impedance

 $<sup>^{*}1</sup>$ : Output Disable mode should not be kept longer than 1  $\mu$ s.

<sup>\*2 :</sup> Byte control at Read mode is not supported.

<sup>\*3 :</sup> Power Down mode can be entered from Standby state and all DQ pins are in High-Z state.

<sup>\*4 :</sup> Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low for Read operation.

<sup>\*5 :</sup> Can be either  $V_{\mathbb{L}}$  or  $V_{\mathbb{H}}$  but must be valid before Read or Write.

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Max	Oilit
Voltage of VDD Supply Relative to Vss	V <sub>DD</sub>	-0.5	+3.6	V
Voltage at Any Pin Relative to Vss	Vin	-0.5	+3.6	V
Voltage at Arry Firr Relative to VSS	Vоит	-0.5	+3.6	V
Short Circuit Output Current	Іоит	-50	+50	mA
Storage Temperature	Тѕтс	-55	+125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Va	lue	Unit
Parameter	Symbol	Min	Max	Offic
	Vdd (31)	3.1	3.5	V
Supply Voltage *1	VDD (27)	2.7	3.1	V
Supply Voltage	Vdd (23)	2.3	2.7	V
	Vss	0	0	V
High Level Input Voltage *1, *2	VIH (31)	2.6	V <sub>DD</sub> + 0.3 and ≤ 3.6	V
l l	VIH (27)	2.2	V <sub>DD</sub> + 0.3	V
	VIH (23)	2.0	V <sub>DD</sub> + 0.3	V
	VIL (31)	-0.3	0.6	V
Low Level Input Voltage *1, *3	VIL (27)	-0.3	0.5	V
	VIL (23)	-0.3	0.4	V
Ambient Temperature	TA	-30	85	°C

<sup>\*1:</sup> All voltages are referenced to Vss.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

<sup>\*2 :</sup> Maximum DC voltage on input and I/O pins are  $V_{DD} + 0.3$  V. During voltage transitions, inputs may overshoot to  $V_{DD} + 1.0$  V for periods of up to 5 ns.

<sup>\*3 :</sup> Minimum DC voltage on input or I/O pins are -0.3 V. During voltage transitions, inputs may undershoot Vss to -1.0 V for periods of up to 5 ns.

## **■ PIN CAPACITANCE**

 $(f = 1.0 \text{ MHz}, T_A = +25 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Conditions		Unit		
raiametei	Symbol	Conditions	Min	Тур	Max	Oilit
Address Input Capacitance	C <sub>IN1</sub>	$V_{IN} = 0 V$	_	_	5	pF
Control Input Capacitance	C <sub>IN2</sub>	V <sub>IN</sub> = 0 V			5	pF
Data Input/Output Capacitance	Сю	Vio = 0 V	_	_	8	pF

## **■ DC CHARACTERISTICS**

Parameter		Cumbal	Conditions		Va	Unit	
Paramete	er	Symbol	Conditions		Min	Max	Unit
Input Leakage Curre	nt	lш	$V_{SS} \leq V_{IN} \leq V_{DD}$		-1.0	+1.0	μΑ
Output Leakage Curi	rent	ILO	0 V ≤ Vout ≤ Vdd, Output Di	sable	-1.0	+1.0	μΑ
		V <sub>OH(31)</sub>	$V_{DD} = V_{DD(31)}$ , $I_{OH} = -0.5 \text{ mA}$		2.5		V
Output High Voltage	Level	V <sub>OH(27)</sub>	$V_{DD} = V_{DD(27)}$ , $I_{OH} = -0.5 \text{ mA}$		2.2		V
		V <sub>OH(23)</sub>	$V_{DD} = V_{DD(23)}$ , $I_{OH} = -0.5 \text{ mA}$		1.8	_	V
Output Low Voltage	Level	Vol	IoL = 1 mA			0.4	V
V <sub>DD</sub> Power Down Cu	rrent	IDDP	$V_{DD} = V_{DD}$ Max, $V_{IN} = V_{IH}$ or $CE2 \le 0.2$ V	VIL,	_	10	μА
	L Version		$V_{DD} = V_{DD(31)} Max,$	_	2.0		
	LL Version	IDDS	$\frac{V_{IN} = V_{DD} - 0.5 \text{ V or V}_{IL},}{CE1 = CE2 = V_{IH}}$		_	1.5	mA
	L Version	IDDS	$V_{DD} = V_{DD(27, 23)} Max,$			1.0	
V <sub>DD</sub> Standby	LL Version		$\frac{V_{IN} = V_{DD} - 0.5 \text{ V or V}_{IL},}{\overline{CE}1 = CE2 = V_{IH}}$	_	0.5	mA	
Current	L Version			150			
	LL Version	I <sub>DDS1</sub>	$\label{eq:continuous} \begin{vmatrix} V_{\text{IN}} \leq 0.2 \ \text{V or } V_{\text{IN}} \geq V_{\text{DD}} - 0. \\ \hline CE1 = CE2 \geq V_{\text{DD}} - 0.2 \ \text{V} \end{vmatrix}$	2 V,		100	μΑ
	L Version	IDDS1	V <sub>DD</sub> = V <sub>DD(27</sub> , 23) Max,	0.17	—	100	
	LL Version		$\label{eq:continuous} \begin{vmatrix} V_{\text{IN}} \leq 0.2 \ \text{V or } V_{\text{IN}} \geq V_{\text{DD}} - 0. \\ \hline CE1 = CE2 \geq V_{\text{DD}} - 0.2 \ \text{V} \end{vmatrix}$	2 V,		70	μΑ
V <sub>DD</sub> Active Current		IDDA1	$\begin{aligned} &V_{DD} = V_{DD} \text{ Max,} \\ &\underline{V_{IN}} = V_{DD} - 0.5 \text{ V or } V_{IL}, \\ &\overline{CE}1 = V_{IL} \text{ and } CE2 = V_{IH}, \\ &I_{OUT} = 0 \text{ mA} \end{aligned}$	trc / twc =	_	20	mA
DACTIVE CUITEIN		IDDA2	$\begin{aligned} &V_{DD} = V_{DD} \text{ Max,} \\ &\underline{V_{IN}} = V_{DD} - 0.5 \text{ V or } V_{IL}, \\ &\overline{CE}1 = V_{IL} \text{ and } CE2 = V_{IH}, \\ &I_{OUT} = 0 \text{ mA} \end{aligned}$	t <sub>RC</sub> / t <sub>WC</sub> = 1 μs	_	3.0	mA

Notes: • All voltages are referenced to Vss.

- DC Characteristics are measured after following POWER-UP timing.
- lout depends on the output load conditions.

#### **■ AC CHARACTERISTICS**

#### (1) Read Operation

Parameter	Symbol	-60L/	-60LL	-70L/-70LL		Unit	Notes
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	<b>t</b> RC	80	_	90		ns	
Chip Enable Access Time	<b>t</b> ce	_	60	_	70	ns	*1, *3
Output Enable Access Time	<b>t</b> oe	_	35	_	40	ns	*1
Address Access Time	<b>t</b> AA	_	60	_	70	ns	*1, *4
Output Data Hold Time	tон	5	_	5		ns	*1
CE1 Low to Output Low-Z	tclz	5	_	5		ns	*2
OE Low to Output Low-Z	tolz	0	_	0		ns	*2
CE1 High to Output High-Z	<b>t</b> cHZ	_	20		25	ns	*2
OE High to Output High-Z	tонz	_	20	_	25	ns	*2
Address Setup Time to CE1 Low	tasc	-5	_	-5	_	ns	*5
Address Setup Time to OE Low	taso	25	_	30		ns	*3, *6
Address Setup Time to OE Low	taso[abs]	5	_	5		ns	*7
LB/UB Setup Time to CE1 Low	tssc	-5	_	-5		ns	*5
LB/UB Setup Time to OE Low	tso	0	_	0		ns	
Address Invalid Time	tax	_	5	_	5	ns	*4, *8
Address Hold Time from CE1Low	<b>t</b> CLAH	80	_	90		ns	*4
Address Hold Time from OE Low	<b>t</b> olah	45	_	50		ns	*4, *9
Address Hold Time from CE1 High	<b>t</b> chah	-5	_	-5		ns	
Address Hold Time from OE High	<b>t</b> онан	-5	_	-5		ns	
LB/UB Hold Time from CE1 High	<b>t</b> снвн	-5	_	-5		ns	
LB/UB Hold Time from OE High	tонвн	-5	_	-5	_	ns	
CE1 Low to OE Low Delay Time	<b>t</b> clol	25	1000	30	1000	ns	*3, *6, *9, *10
OE Low to CE1 High Delay Time	<b>t</b> olch	45	_	50	_	ns	*9
CE1 High Pulse Width	<b>t</b> cp	10	_	12		ns	
OE High Pulse Width	<b>t</b> op	25	1000	30	1000	ns	*6, *9, *10
OE HIGH Fulse Width	top[abs]	10	_	10		ns	*7

<sup>\*1 :</sup> The output load is 50 pF + 1TTL.

<sup>\*2:</sup> The output load is 5 pF.

<sup>\*3 :</sup> The tce is applicable if  $\overline{OE}$  is brought to Low before  $\overline{CE}$ 1 goes Low and is also applicable if actual value of both or either taso or tclol is shorter than specified value.

<sup>\*4 :</sup> Applicable only to  $A_2$ ,  $A_1$  and  $A_0$  when both  $\overline{CE}1$  and  $\overline{OE}$  are kept at Low for the address access.

<sup>\*5 :</sup> Applicable if  $\overline{OE}$  is brought to Low before  $\overline{CE}$ 1 goes Low.

<sup>\*6 :</sup> The taso, tolol (Min) and top (Min) are reference values when the access time is determined by toe. If actual value of each parameter is shorter than specified minimum value, toe become longer by the amount of subtracting actual value from specified minimum value.

For example, if actual taso, taso (actual), is shorter than specified minimum value, taso (Min), during OE control access (i.e., CE1 stays Low), the toe become toe (Max) + taso (Min) - taso (actual).

<sup>\*7 :</sup> The taso[ABS] and top[ABS] is the absolute minimum value during  $\overline{OE}$  control access.

<sup>\*8 :</sup> The tax is applicable when all or two addresses among A2 to A0 are switched from previous state.

<sup>\*9 :</sup> If actual value of either tolol or top is shorter than specified minimum value, both tolah and toloh become tro (Min) — tolol (actual) or tro (Min) — top (actual) .

<sup>\*10 :</sup> Maximum value is applicable if CE1 is kept at Low.

#### (2) Write Operation

D	0	-60L/	-60LL	-70L/	-70LL	1124	Notes	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes	
Write Cycle Time	twc	80	_	90		ns	*1	
Address Setup Time	<b>t</b> as	0	_	0	_	ns	*2, *9	
Address Hold Time	<b>t</b> ah	35	_	40	_	ns	*2	
CE1 Write Setup Time	tcs	0	1000	0	1000	ns	*9	
CE1 Write Hold Time	<b>t</b> cH	0	1000	0	1000	ns		
WE Setup Time	tws	0	_	0		ns		
WE Hold Time	<b>t</b> wн	0	_	0		ns		
LB and UB Setup Time	<b>t</b> BS	-5	_	-5		ns		
LB and UB Hold Time	<b>t</b> BH	-5	_	-5	_	ns		
OE Setup Time	toes	0	1000	0	1000	ns	*3	
OE Hold Time	<b>t</b> oeh	25	1000	35	1000	ns	*3, *4	
OE Hold Tillle	toeh[abs]	12	_	15		ns	*5	
OE High to CE1 Low Setup Time	<b>t</b> ohcl	<b>-</b> 5	_	<b>-</b> 5	_	ns	*6	
Address Hold Time from OE High	tонан	-5	_	-5		ns	*7	
CE1 Write Pulse Width	<b>t</b> cw	45	_	50		ns	*1, *8	
WE Write Pulse Width	<b>t</b> wp	45	_	50		ns	*1, *8, *9	
CE1 Write Recovery Time	twrc	20	_	20		ns	*1, *10	
WE Write Recovery Time	twr	20	1000	20	1000	ns	*1, *3, *10	
Data Setup Time	<b>t</b> DS	15	_	20		ns		
Data Hold Time	<b>t</b> DH	0	_	0		ns		
CE1 High Pulse Width	<b>t</b> cp	10	_	12		ns	*10	

- \*1 : Minimum value must be equal or greater than the sum of actual tcw (or twp) and twrc (or twr) .
- \*2 : New write address is valid from either  $\overline{CE1}$  or  $\overline{WE}$  is brought to High.
- \*3 : Maximum value is applicable if  $\overline{CE}1$  is kept at Low and both  $\overline{WE}$  and  $\overline{OE}$  are kept at High.
- \*4 : The toeh is specified from end of two (Min). The toeh (Min) is a reference value when access time is determined by toe. If actual value is shorter than specified minimum value, toe become longer by the amount of subtracting actual value from specified minimum value.
- \*5 : The toehiabs is the absolute minimum value if write cycle is terminated by  $\overline{\text{WE}}$  and  $\overline{\text{CE}}1$  stays Low.
- \*6: tohcl (Min) must be satisfied if read operation is not performed prior to write operation.

  In case  $\overline{OE}$  is disabled after tohcl (Min),  $\overline{WE}$  Low must be asserted after tRC (Min) from  $\overline{CE}$ 1 Low.

  In other words, read operation is initiated if tohcl (Min) is not satisfied.
- \*7 : Applicable if CE1 stays Low after read operation.
- \*8 : tcw and two is applicable if write operation is initiated by  $\overline{CE}1$  and  $\overline{WE}$ , respectively.
- \*9 : If write operation is terminated by WE followed by CE1 = High, the sum of actual tcs and twp, and the sum of actual tas and twp must be equal or greater than 60 ns. For example, if actual twp is 45 ns, tcs and tas must be equal or greater than 15 ns.
- \*10 : twrc and twr is applicable if write operation is terminated by  $\overline{\text{CE}}1$  and  $\overline{\text{WE}}$ , respectively. In case  $\overline{\text{CE}}1$  is brought to High before satisfaction of twr (Min) , the twrc (Min) is also applied.

#### (3) Power Down Parameters

Parameter	Symbol	-60L/-60LL		-70L/-70LL		Unit	Note
Farameter	Symbol	Min	Max	Min	Max	Oilit	Note
CE2 Low Setup Time for Power Down Entry	tcsp	10	_	10	_	ns	
CE2 Low Hold Time after Power Down Entry	t <sub>C2LP</sub>	80	_	90	_	ns	
CE1 High Hold Time following CE2 High after Power Down Exit	tснн	350		350		μs	
CE1 High Setup Time following CE2 High after Power Down Exit	<b>t</b> chs	10		10		ns	

#### (4) Other Timing Parameters

Parameter	Cymbal	-60L/-	-60LL	-70L/-	-70LL	l lmi4	Note
Farameter	Symbol	Min	Max	Min	Max	Unit	14016
CE1 High to OE Invalid Time for Standby Entry	<b>t</b> chox	10	_	10	_	ns	
CE1 High to WE Invalid Time for Standby Entry	<b>t</b> chwx	10	_	10	_	ns	*1
CE2 Low Hold Time after Power-up	<b>t</b> C2LH	50		50	_	μs	*2
CE2 High Hold Time after Power-up	<b>t</b> C2HL	50	_	50	_	μs	*3
CE1 High Hold Time following CE2 High after Power-up	tснн	350	_	350		μs	*2
CE1 and CE2 High Hold Time during Power-up	tсннр	400		400		μs	
Input Transition Time	t⊤	1	25	1	25	ns	*4

<sup>\*1:</sup> It may write some data into any address location if tchwx (Min) is not satisfied.

#### (5) AC Test Conditions

Parameter	Symbol	Conditions	Measured Value	Unit	Note
Input High Level	ViH	_	V <sub>DD</sub> - 0.4	V	
Input Low level	Vıl	_	0.4	V	
Input Timing Measurement Level	V <sub>REF</sub>	_	1.3	V	
Input Transition Time	t⊤	Between V <sub>IL</sub> and V <sub>IH</sub>	5	ns	


<sup>\*2:</sup> Must satisfy tcнн (Min) after tc2LH (Min) .

<sup>\*3:</sup> Requires Power Down mode entry and exit after tc2HL.

<sup>\*4:</sup> The Input Transition Time ( $t_T$ ) at AC testing is 5 ns as shown in below. If actual  $t_T$  is longer than 5 ns, each AC specification must be relaxed accordingly.


## **■ TIMING DIAGRAM**

## 1. READ Timing #1 (OE Control Access)



Note : CE2 and  $\overline{\text{WE}}$  must be High for entire read cycle. Either or both  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  must be Low when both  $\overline{\text{CE}}$ 1 and  $\overline{\text{OE}}$  are Low.

## 2. READ Timing #2 (CE1 Control Access)



Note : CE2 and  $\overline{\text{WE}}$  must be High for entire read cycle. Either or both  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  must be Low when both  $\overline{\text{CE}}$ 1 and  $\overline{\text{OE}}$  are Low.


## 3. READ Timing #3 (Address Access after OE Control Access) trc Address (A19-A3) Address Valid Address Valid (No change) Address (A2-A0) Address Valid Address Valid tонан taso **t**OLAH **t**AA tax CE1 tonz toe $\overline{\mathsf{OE}}$ tонвн tBSO $\overline{LB}, \overline{UB}$ tон ton tolz DQ (Output) Valid Data Output Valid Data Output

#### 13

Note : CE2 and  $\overline{\text{WE}}$  must be High for entire read cycle.

Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low when both  $\overline{CE}1$  and  $\overline{OE}$  are Low.


## 4. READ Timing #4 (Address Access after CE1 Control Access)



Note : CE2 and  $\overline{\text{WE}}$  must be High for entire read cycle.

Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low when both  $\overline{CE}1$  and  $\overline{OE}$  are Low.

## 5. WRITE Timing #1 (CE1 Control)




## 6. WRITE Timing #2-1 (WE Control, Single Write Operation) twc Address Valid Address **t**OHAH tан tas tas tcH CE1 tohcl tcs twp twR $\overline{\text{WE}}$ tBS $\overline{\mathsf{UB}}, \overline{\mathsf{LB}}$ toes $\overline{\mathsf{OE}}$ tonz tos tDH DQ (Input) Valid Data Input Note: CE2 must be High for write cycle.


# $MB82D01171B_{\text{-}60L/\text{-}60LL/\text{-}70L/\text{-}70LL}$

## 7. WRITE Timing #2-2 (WE Control, Continuous Write Operation) twc Address Valid Address **t**OHAH tas tah CE<sub>1</sub> twp tohcl tcs twR $\overline{\mathsf{WE}}$ tонвн tBS tBS $\overline{\mathsf{UB}}, \overline{\mathsf{LB}}$ toes ŌĒ tohz tos tDH DQ (Input) Valid Data Input Note: CE2 must be High for write cycle.

## 8. READ/WRITE Timing #1-1 (CE1 Control)




## 9. READ/WRITE Timing #1-2 (CE1 Control)



## 10. READ (OE Control) /WRITE (WE Control) Timing #2-1 twc Write Address Read Address Address tohah tas tah taso CE1 Low twp twR toeh $\overline{\mathsf{WE}}$ tонвн tBSO tBS $\overline{\mathsf{UB}}, \overline{\mathsf{LB}}$ toes ŌĒ tohz tон tos tDH tolz DQ Read Data Output Write Data Input Note : $\overline{\text{CE}}1$ can be tied to Low for $\overline{\text{WE}}$ and $\overline{\text{OE}}$ controlled operation. When $\overline{\text{CE}}1$ is tied to Low, output is exclusively controlled by $\overline{\text{OE}}$ .


## 11. READ (OE Control) /WRITE (WE Control) Timing #2-2 trc Address Read Address Valid Write Address tas taso CE1 Low twR toeh $\overline{\text{WE}}$ $\overline{\mathsf{UB}}, \overline{\mathsf{LB}}$ toes toe ŌĒ tonz tolz tDH tон DQ Write Data Input Read Data Output Note : $\overline{\text{CE}}1$ can be tied to Low for $\overline{\text{WE}}$ and $\overline{\text{OE}}$ controlled operation. When $\overline{CE}1$ is tied to Low, output is exclusively controlled by $\overline{OE}$ .

## 12. Standby Entry Timing after Read or Write




Note: Both  $t_{CHOX}$  and  $t_{CHWX}$  define the earliest entry timing for Standby mode. If either of timing is not satisfied, it takes  $t_{RC}$  (Min) period from either last address transition of  $A_2$ ,  $A_1$ , and  $A_0$ , or  $\overline{CE}1$  Low to High transition.

#### 13. POWER DOWN Entry and Exit Timing




## 14. POWER-UP Timing 1




Note : The  $tc_{2LH}$  specifies after  $V_{DD}$  reaches specified minimum level.

## 15. POWER-UP Timing 2



Note : The  $t_{C2HL}$  specifies from CE2 Low to High transition after  $V_{DD}$  reaches specified minimum level.  $\overline{CE1}$  must be brought to High prior to or together with CE2 Low to High transition.

## 16. POWER-UP Timing 3




Note : Both  $\overline{\text{CE}}1$  and CE2 must be High together with V<sub>DD</sub>. Otherwise either POWER-UP Timing #1 or #2 must be used for proper operation.

## **■ DATA RETENTION**

#### 1. Low VDD Characteristics

Parameter		Symbol	Test Conditions	Value		Unit
			rest conditions	Min	Max	Onit
V <sub>DD</sub> Data Retention Supply Voltage		$V_{DR}$	$\overline{CE}$ 1 = CE2 $\geq$ V <sub>DD</sub> $-$ 0.2 V or $\overline{CE}$ 1 = CE2 $=$ V <sub>IH</sub>	2.3	3.5	V
V <sub>DD</sub> Data Retention Supply Current	L Version	I <sub>DR1</sub>	$\label{eq:decomposition} \begin{array}{ c c c c }\hline V_{DD} = V_{DD} \left( {_{23}} \right), \\ \hline V_{IN} \leq 0.2 \ V \ or \ V_{IN} \geq V_{DD} - 0.2 \ V, \\ \hline \overline{CE}1 = CE2 \geq V_{DD} - 0.2 \ V, \ I_{OUT} = 0 \ mA \end{array}$	_	100	μА
	LL Version			_	70	
Data Retention Setup Time		tors	V <sub>DD</sub> = V <sub>DD</sub> at data retention entry	0	_	ns
Data Retention Recovery Time		<b>t</b> drr	V <sub>DD</sub> = V <sub>DD</sub> after data retention	100		ns
V <sub>DD</sub> Voltage Transition Time		ΔV/Δt	_	0.2		V/μs


## 2. Data Retention Timing



## **■** ORDERING INFORMATION

Part Number	Package	Remarks		
MB82D01171B-60LPBN	48-ball plastic FBGA 0.75 mm pitch (BGA-48P-M18)	$t_{CE} = 60$ ns Max, $I_{DDS1} = 100 \mu A$ Max		
MB82D01171B-60LLPBN	48-ball plastic FBGA 0.75 mm pitch (BGA-48P-M18)	tce = 60 ns Max, I <sub>DDS1</sub> = 70 μA Max		
MB82D01171B-70LPBN	48-ball plastic FBGA 0.75 mm pitch (BGA-48P-M18)	$t_{CE} = 70 \text{ ns Max}, I_{DDS1} = 100 \mu A \text{ Max}$		
MB82D01171B-70LLPBN	48-ball plastic FBGA 0.75 mm pitch (BGA-48P-M18)	tce = 70 ns Max, I <sub>DDS1</sub> = 70 μA Max		

## **■ PACKAGE DIMENSION**



# **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

#### F0303

© FUJITSU LIMITED Printed in Japan