

Silicon NPN Power Transistors

2SC1348

DESCRIPTION

- With TO-3 package
- High power dissipation

APPLICATIONS

- For TV horizontal deflection output applications

PINNING(see fig.2)

PIN	DESCRIPTION
1	Base
2	Emitter
3	Collector




Fig.1 simplified outline (TO-3) and symbol

Absolute maximum ratings(Ta=□)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V _{CBO}	Collector-base voltage	Open emitter	1000	V
V _{CEO}	Collector-emitter voltage	Open base	500	V
V _{EBO}	Emitter-base voltage	Open collector	5	V
I _C	Collector current		4	A
P _C	Collector power dissipation	T _C =25□	125	W
T _j	Junction temperature		150	□
T _{stg}	Storage temperature		-55~150	□

Silicon NPN Power Transistors

2SC1348

CHARACTERISTICS

T_j=25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CEQ(SUS)}	Collector-emitter sustaining voltage	I _C =100mA; I _B =0	500			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =1mA; I _C =0	5			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =3 A; I _B =0.6 A			5.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =3 A; I _B =0.6 A			1.5	V
I _{CB0}	Collector cut-off current	V _{CB} =1000V; I _E =0			0.1	mA
I _{EBO}	Emitter cut-off current	V _{EB} =5V; I _C =0			0.1	mA
h _{FE}	DC current gain	I _C =2A ; V _{CE} =3V	4.5		19	
f _T	Transition frequency	I _C =0.5A ; V _{CE} =10V		5		MHz

Silicon NPN Power Transistors

2SC1348

PACKAGE OUTLINE




Fig.2 Outline dimensions