

ISL88011, ISL88012, ISL88013, ISL88014, ISL88015

Data Sheet

December 14, 2006

FN809<u>3.1</u>

5 Ld Voltage Supervisors with Adjustable Power-On Reset, Dual Voltage Monitoring or Watchdog Timer Capability

The ISL88011 through ISL88015 family of devices offer both fixed and/or adjustable voltage-monitoring that combine popular functions such as Power On Reset control, Watchdog Timer, Supply Voltage Supervision, and Manual Reset assertion in a small 5 Ld SOT-23 package.

Unique features on the ISL88013 and ISL88015 include a watchdog timer with a 51s startup timeout and a 1.6s normal timeout duration. On the ISL88011 and ISL88014, users can increase the nominal 200ms Power On Reset timeout delay by adding an external capacitor to the C_{POR} pin. Both fixed and adjustable voltage monitors are provided by the ISL88012. Complementary active-low and active-high reset outputs are available on the ISL88011, ISL88012 and ISL88013 devices. All devices provide manual reset capability (see "Product Features Table" on page 4).

Seven preprogrammed reset threshold voltages accurate to $\pm 1.5\%$ over temperature are offered (see "Ordering Information" on page 3). The ISL88012, ISL88014 and ISL88015 have a user-adjustable voltage input available for custom monitoring of any voltage down to 0.6V. All parts are specifically designed for low power consumption and high threshold accuracy.


Features


- Single/Dual Voltage Monitoring Supervisors
- Fixed-Voltage Options Allow Precise Monitoring of +2.5V, +3.0V, +3.3V, and +5.0V Power Supplies
- Dual Supervisor Has One Fixed Voltage Input and Another That is User-Adjustable Down to 0.6V.
- Both RST and RST Outputs Available
- Adjustable POR Timeout Delay Options
- Watchdog Timer With 1.6s Normal and 51s Startup Timeout Durations
- · Manual Reset Input on All Devices
- Reset Signal Valid Down to V_{DD} = 1V
- Accurate ±1.5% Voltage Threshold
- Immune to Power-Supply Transients
- Ultra Low 5.5µA Supply Current
- Small 5 Ld SOT-23 Pb-Free Package
- Pb-Free Plus Anneal Available (RoHS Compliant)

Applications

- Process Control Systems
- Intelligent Instruments
- Embedded Control Systems
- Computer Systems
- Critical µP and µC Power Monitoring
- Portable/Battery-Powered Equipment
- PDA and Handheld PC Devices

Pinouts





Ordering Information


PART NUMBER (Notes 1, 2)	PART MARKING	V _{THVDD} (V)	V _{THVMON} (V)	TEMPERATURE RANGE (°C)	PACKAGE TAPE AND REEL (Pb-free)	PKG. DWG. #
ISL880111H546Z-TK	AGU	4.64	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL880111H544Z-TK	AGV	4.38	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL880111H531Z-TK	AGW	3.09	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL880111H529Z-TK	AGX	2.92	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL880111H526Z-TK	AGY	2.63	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL880111H523Z-TK	AGZ	2.32	N/A	-40 to +85	5 Ld SOT-23)	P5.064
ISL880111H522Z-TK	AHE	2.19	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL88012IH546Z-TK	AHF	4.64	0.6 (Note 2)	-40 to +85	5 Ld SOT-23	P5.064
ISL88012IH544Z-TK	AHG	4.38	0.6 (Note 2)	-40 to +85	5 Ld SOT-23	P5.064
ISL88012IH531Z-TK	АНН	3.09	0.6 (Note 2)	-40 to +85	5 Ld SOT-23	P5.064
ISL88012IH529Z-TK	АНІ	2.92	0.6 (Note 2)	-40 to +85	5 Ld SOT-23	P5.064
ISL88012IH526Z-TK	AHJ	2.63	0.6 (Note 2)	-40 to +85	5 Ld SOT-23	P5.064
ISL88012IH523Z-TK	АНК	2.32	0.6 (Note 2)	-40 to +85	5 Ld SOT-23	P5.064
ISL88012IH522Z-TK	AHL	2.19	0.6 (Note 2)	-40 to +85	5 Ld SOT-23	P5.064
ISL88013IH546Z-TK	АНМ	4.64	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL88013IH544Z-TK	AHN	4.38	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL88013IH531Z-TK	АНО	3.09	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL88013IH529Z-TK	AHP	2.92	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL88013IH526Z-TK	AHQ	2.63	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL88013IH523Z-TK	AHR	2.32	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL88013IH522Z-TK	AHS	2.19	N/A	-40 to +85	5 Ld SOT-23	P5.064
ISL88014IH5Z-TK	AHT	N/A	0.6 (Note 2)	-40 to +85	5 Ld SOT-23	P5.064
ISL88015IH5Z-TK	AHU	N/A	0.6 (Note 2)	-40 to +85	5 Ld SOT-23	P5.064

NOTES:

 Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020

2. The voltage trip point can be adjusted to be greater than 0.6V using 2 external resistors. By default, the VTHVMON trip point is 0.6V if no external resistors are used.

Functional Block Diagrams



Product Features Table

FUNCTION	ISL88011	ISL88012	ISL88013	ISL88014	ISL88015
Active-Low Reset (RST)	x	x	x	x	x
Active-High Reset (RST)	x	x	x		
Watchdog Timer (WDI)			x		x
Dual Voltage Supervision		x			
Adjustable POR Timeout (CPOR)	x			x	
Manual Reset Input (MR)	x	x	x	x	x
Fixed Trip Point Voltage	x	x	x		
Adjustable Trip Point Voltage		x		x	x

Pin Descriptions

PIN						
ISL88011	ISL88012	ISL88013	ISL88014	ISL88015	NAME	FUNCTION
1	1	1	1	1	RST/MR	Combined Active-Low Reset Output and Manual Reset Input
2	2	2	2	2	GND	Ground
	4		3	3	VMON	Adjustable Threshold Voltage Input
3	3	3			RST	Active-High Reset Output
4			4		C _{POR}	Adjustable POR Timeout Delay Input
		4		4	WDI	Watchdog Timer Input
5	5	5	5	5	V _{DD}	Supply Voltage and Monitored Input

Absolute Maximum Ratings

Temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to GND	1.0V to +7V
D.C. output current	5mA
Lead temperature (soldering, 10 seconds)	+300°C

Recommended Operating Conditions

Temperature Range (Industrial)	40°C to +85°C
Pull-up Resistance (R _{PU})	5k Ω to 100k Ω

Recommended Operating Conditions

Thermal Resistance (Typical, Note 3)	θ_{JA} (°C/W)
5 Ld SOT-23	190
Maximum Junction Temperature (Plastic Package)	+125°C
Maximum Storage Temperature Range65°	C to +150°C
Maximum Lead Temperature (Soldering 10s)	+300°C
(SOT-23 Lead Tips Only)	

CAUTION: Absolute Maximum Ratings indicate limits beyond which permanent damage to the device and impaired reliability may occur. These are stress ratings provided for information only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied.

For guaranteed specifications and test conditions, see Electrical Specifications. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

NOTE:

3. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V _{DD}	Supply Voltage Range		2.0		5.5	V
DD	Supply Current for ISL88011,	V _{DD} = 5.0V		8	11.5	μΑ
	ISL88012, ISL88013	V _{DD} = 3.3V		7	10	μΑ
		V _{DD} = 2.5V		5.5	9	μΑ
	Supply Current for ISL88014, ISL88015	V _{DD} = 3.3V		4.5	8	μA
LI	Input Leakage Current (VMON)				100	nA
LO	Output Leakage Current (VMON)				100	nA
/OLTAGE	THRESHOLDS	·	U			
/THVDD	Fixed V _{DD} Voltage Trip Point	ISL88011, 88012, 88013IH5 46	4.57	4.64	4.71	V
		ISL88011, 88012, 88013IH5 44	4.31	4.38	4.45	V
		ISL88011, 88012, 88013IH5 31	3.04	3.09	3.14	V
		ISL88011, 88012, 88013IH5 29	2.88	2.92	2.96	V
		ISL88011, 88012, 88013IH5 26	2.59	2.63	2.67	V
		ISL88011, 88012, 88013IH5 23	2.29	2.32	2.35	V
		ISL88011, 88012, 88013IH5 22	2.16	2.19	2.22	V
/THVDD	Hysteresis at V _{DD} Input	V _{THVDD} = 4.64V		46		mV
IYST		V _{THVDD} = 4.38V		44		mV
		V _{THVDD} = 3.09V		31		mV
		V _{THVDD} = 2.92V		29		mV
		V _{THVDD} = 2.63V		26		mV
		V _{THVDD} = 2.32V		23		mV
		$V_{THVDD} = 2.19V$		22		mV
/THVMON	Adj. Reset Voltage Trip Point (Note 4)	V _{THVDD} = 4.64V	599	605	611	mV
		V _{THVDD} = 4.38V	597	603	609	mV
		V _{THVDD} = 3.09V	589	595	601	mV
		V _{THVDD} = 2.92V	589	595	601	mV
		V _{THVDD} = 2.63V	589	595	601	mV
		V _{THVDD} = 2.32V	597	603	609	mV
		V _{THVDD} = 2.19V	597	603	609	mV
	Adj. Reset Voltage Trip Point (Note 5)		594	600	606	mV

Electrical Specifications Over the recommended operating conditions unless otherwise specified, $R_{PU} = 10k\Omega$.

5 intersil

Electrical Specifications	Over the recommended operating conditions unless otherwise specified, R_{PU} = 10k Ω . (Continued)
---------------------------	---

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V _{THVMON} HYST	Hysteresis Voltage (Notes 4, 5)			3		mV
RESET						
V _{OL}	Reset Output Voltage Low	$V_{DD} \ge 3.3V$, Sinking 0.5mA		0.05	0.40	V
		V _{DD} < 3.3V, Sinking 0.5mA		0.05	0.40	V
V _{OH}	Reset Output Voltage High	$V_{DD} \ge 3.3V$, Sourcing 0.4mA	V _{DD} -0.6	V _{DD} -0.4		V
		V _{DD} < 3.3V, Sourcing 0.4mA	V _{DD} -0.6	V _{DD} -0.4		V
t _{RPD}	V _{TH} to Reset Asserted Delay			60		μs
t _{POR}	POR Timeout Delay	ISL88012, ISL88013, ISL88015	140	200	260	ms
		ISL88011, ISL88014 with C _{POR} = OPEN	200	250		ms
C _{LOAD}	Load Capacitance on Reset Pins			5		pF
MANUAL F	RESET					
V _{MR}	MR Input Voltage		0		100	mV
t _{MR}	MR Minimum Pulse Width		1			μs
WATCHDC	G TIMER (Note 6)					
Start t _{WDT}	Startup Watchdog Timeout Period		32	51	64	sec
^t WDT	Normal Watchdog Timeout Period		1.0	1.6	2.0	sec
tWDPS	WDI Minimum Pulse Width		100			ns
VIL	Watchdog Input Voltage Low				0.3 x V _{DD}	V
V _{IH}	Watchdog Input Voltage High		0.85 x V _{DD}			V
IWDT	Watchdog Input Current				100	nA

NOTES:

4. Applies to ISL88012

5. Applies to ISL88014 and ISL88015.

6. Applies to ISL88013 and ISL88015.

Pin Description

RST

The push-pull RST output is set to V_{DD} (HIGH) whenever 1) the device is first powered up, 2) either V_{DD} or the voltage on VMON falls below their respective minimum voltage sense levels, 3) \overline{MR} is asserted or 4) the watchdog timeout expires.

RST/MR

This pin functions as both a reset output and a manual reset input. The \overline{RST} output functions identically to the complementary RST output but is an open drain output that is pulled to GND (LOW) when reset is asserted. The \overline{MR} input is an active-low debounced input to which a user can connect a push-button to add manual reset capability or drive with active low signal from a controller.

V_{DD}

The V_{DD} pin is the power supply terminal. It is monitored by the ISL88011, ISL88012 and ISL88013. For these devices, the voltage at this pin is compared against an internal factory-programmed voltage trip point, V_{THVDD}. A reset is first asserted when the device is initially powered up to ensure that the power supply has stabilized. Thereafter, reset is again asserted whenever V_{DD} falls below V_{THVDD}.

6

The device is designed with hysteresis to help prevent chattering due to noise.

VMON

The VMON pin on the ISL88012, ISL88014 and ISL88015 is a monitored input voltage that is user-adjustable. The voltage at this pin is compared against an internal 600mV reference voltage (V_{THVMON}) and a reset is asserted whenever the monitored voltage falls below this trip point.

WDI

The Watchdog Input takes an input from a microprocessor and ensures that it periodically toggles the WDI pin, otherwise the internal watchdog timer runs out and reset is asserted. The internal Watchdog Timer is cleared whenever the WDI input pin sees a rising or falling edge or the device is manually reset.

C_{POR}

The C_{POR} input pin lets users increase the Power On Reset timeout delay (t_{POR}) by connecting a capacitor between C_{POR} and ground. (See Figure 3)

intersil

ISL88011, ISL88012, ISL88013, ISL88014, ISL88015




FIGURE 1. VOLTAGE MONITORING TIMING DIAGRAM

Principles of Operation

The ISL88011 through ISL88015 devices provide those functions needed for critical voltage monitoring. These features include Power On Reset control, customizable supply voltage supervision, Watchdog Timer capability, and manual reset assertion. By integrating all of these features into a small 5 Ld SOT-23 package and using only 5.5µA of supply current, the ISL88011 through ISL88015 devices can assist in lowering system cost, reducing board space requirements, and increasing the reliability of a system.

Low Voltage Monitoring

During normal operation, these supervisors monitor both the voltage level of V_{DD} (ISL88011, ISL88012, ISL88013) and/or VMON (ISL88012, ISL88014, ISL88015). The device asserts a reset if any of these voltages falls below their respective trip points. The reset signal effectively prevents the system from operating during a power failure or brownout condition. This reset signal remains asserted until V_{DD} and the voltage on VMON exceed their voltage threshold setting for the reset time delay period t_{POR} of 200ms (See Figure 1).

The ISL88012, ISL88014 and ISL88015 allow users to customize the minimum voltage sense level on the VMON input pin. To do this, connect an external resistor divider network to the VMON pin in order to set the trip point to some voltage above 600mV according to the following equation (See Figure 2):

$$V_{\rm INTRIP} = 0.6 \times \frac{(R_1 + R_2)}{R_2}$$
 (EQ. 1)




FIGURE 2. USING VMON TO MONITOR V_{IN} VIA RESISTORS

Power On Reset (POR)


Applying at least 1V to the V_{DD} pin activates a <u>POR</u> circuit which asserts reset (i.e. RST goes HIGH while RST goes LOW). The reset signals remain asserted until the voltage at V_{DD} and/or VMON rise above the minimum voltage sense level for time period t_{POR}. This ensures that the voltages have stabilized.

These reset signals provide several benefits:

- It prevents the system microprocessor from starting to operate with insufficient voltage.
- It prevents the processor from operating prior to stabilization of the oscillator.
- It ensures that the monitored device is held out of operation until internal registers are properly loaded.
- It allows time for an FPGA to download its configuration prior to initialization of the circuit.

Adjusting POR Timeout via CPOR Pin

On the ISL88011 and ISL88014, users can adjust the Power On Reset timeout delay (t_{POR}) up to many times the normal t_{POR} of 250ms. To do this, connect a capacitor between C_{POR} and ground (see Figure 3). For example, connecting a 30pF capacitor to C_{POR} will increase t_{POR} from a typical 250ms to about 2.5s. **NOTE:** Care should be taken in PCB layout and capacitor placement in order to reduce stray capacitance as much as possible, which lengthens the t_{POR} timeout period.






FIGURE 3. ADJUSTING tPOR WITH A CAPACITOR

8

Manual Reset

The manual reset input ($\overline{\text{MR}}$) allows the user to trigger a reset by using a push-button switch. The $\overline{\text{MR}}$ input is an active-low debounced input. By connecting a push-button directly from $\overline{\text{MR}}$ to ground, the designer adds manual system reset capability (see Figure 4). Reset is asserted if the $\overline{\text{MR}}$ pin is pulled low to less than 100mV for 1µs or longer while the push-button is closed. After $\overline{\text{MR}}$ is released, the reset outputs remain asserted for t_{POR} (200ms) and then released.





FIGURE 4. CONNECTING A MANUAL RESET PUSH-BUTTON

Watchdog Timer

The Watchdog Timer circuit checks microprocessor activity by monitoring the WDI input pin. The microprocessor must periodically toggle the WDI pin within t_{WDT} (1.6s nominal), otherwise the reset signal is asserted (see Figure 5). Internally, the 1.6s timer is cleared by either a reset or by toggling the WDI input.

Besides the 1.6s default timeout during normal operation, these devices also have a longer 51s timeout for startup. During this time, a reset cannot be asserted due to the WDI not being toggled. The longer delay at power-on allows an operating system to boot, an FPGA to initialize, or the system software to initialize without the burden of dealing with the Watchdog.

Symbol Table







FIGURE 5. WATCHDOG TIMING DIAGRAM













FIGURE 8. V_{THVDD} , V_{DD} = 3.3V vs TEMPERATURE







Typical Parametric Performance Curves (Continued)








FIGURE 12. HIGH ACCURACY 12V SUPPLY MONITOR




FIGURE 14. MONITOR 5V AND 12V SUPPLIES

10




FIGURE 11. tPOR (CPOR OPEN) vs TEMPERATURE






FIGURE 13. 12V SUPPLY PGOOD or PGOOD




PGOOD = HIGH IF -V < -4.6V AND -V + +V > 9.4 (abs) FIGURE 15. +5V AND -5V MONITOR

Typical Application Circuits (Continued)



VOLTAGE OUT OF RANGE = P_{GOOD} LOW FIGURE 16. OVER/UNDERVOLTAGE MONITOR

Small Outline Transistor Plastic Packages (SOT23-5)



VIEW C

P5.064

5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

	INC	HES	MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.036	0.057	0.90	1.45	-
A1	0.000	0.0059	0.00	0.15	-
A2	0.036	0.051	0.90	1.30	-
b	0.012	0.020	0.30	0.50	-
b1	0.012	0.018	0.30	0.45	
С	0.003	0.009	0.08	0.22	6
c1	0.003	0.008	0.08	0.20	6
D	0.111	0.118	2.80	3.00	3
Е	0.103	0.118	2.60	3.00	-
E1	0.060	0.067	1.50	1.70	3
е	0.037	0.0374 Ref		5 Ref	-
e1	0.074	8 Ref	1.90) Ref	-
L	0.014	0.022	0.35	0.55	4
L1	0.024	Ref.	0.60) Ref.	
L2	0.010) Ref.	0.25	ö Ref.	
Ν	Ę	5		5	5
R	0.004	-	0.10	-	
R1	0.004	0.010	0.10	0.25	
α	0 ⁰	8 ⁰	0 ⁰	8 ⁰	-
1					Rev. 2 9/0

NOTES:

1. Dimensioning and tolerance per ASME Y14.5M-1994.

- 2. Package conforms to EIAJ SC-74 and JEDEC MO178AA.
- 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength L measured at reference to gauge plane.
- 5. "N" is the number of terminal positions.
- 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

