

PRELIMINARY

Data Sheet

ISL54103

FN6303.1

DDC Accelerator (DDCA)

The ISL54103 DDC Accelerator (DDCA) is a dual active pull-up bus terminator designed to improve data transmission speed on the DDC 2-wire serial bus interfaces.

The DDCA detects rising input transitions with two internal voltage references and two comparators per channel. After the voltage on a data line crosses the first threshold (V_{TRIPL}) , the boost pull-up current source is activated to speed transition. After the voltage crosses the second threshold (V_{TRIPH}) , the boost pull-up current source is de-activated, leaving an active pull-up current of 275µA on the line. When both channels are HIGH, the pull-up current for both lines is reduced to 100µA to save power. Internal logic ensures that the active and boost pull-up current sources are not activated during downward transitions.

The level for V_{TRIPH} is controlled by a bandgap voltage referred to V_{DD}. This feature makes the switching behavior invariant for all power supply voltages between 2.7V and 5.5V.

A noise filter on each channel prevents the circuit from responding to input transitions that do not exceed a voltage-time threshold. To activate the boost circuit, the input must exceed V_{TRIPL} by 100Vns (typical) (See Figure 10).

The DDCA permits operation of the bus at frequencies up to 100kHz, despite the capacitive loads of multiple devices and/or long PC board traces. Enhanced ESD protection on the accelerator pins are guaranteed to withstand 8kV ESD (HBM) events.

The DDC Accelerator provides an essential function in DDC applications because of distributed capacitance of the DDC wires in long video cables. By incorporating DDCA, systems using DDC can reliably increase their bus load, allowing longer cables, without the risk of data corruption.

Ordering Information

PART NUMBER	TAPE & REEL	TEMP RANGE (°C)	PACKAGE
ISL54103IHZ-T7 (Note)	7"	-40 to 85	5 Ld SOT-23 (Pb-free)

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Features

· Active Termination for DDC Lines


June 22, 2006

- Enhances System Bus Signal Rise Time
- More Reliable HDCP Performance In Video Multiplexers and Cable Extenders
- Increases Maximum Cable Length While Guaranteeing Data Integrity
- 2.2mA Current Boost on Low to High Transitions
- 8kV ESD Protection on SDA and SCL Pins
- Wide Operating Voltage Range: 2.7V to 5.5V
- Small Package 5 Ld SOT-23
- Pb-free Plus Anneal Available (RoHS Compliant)

Target Applications

- Video Multiplexers
- Video Cable Extenders
- Video Distribution Amplifiers
- Televisions
- Computer Monitors
- Projectors

Pinout




CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2006. All Rights Reserved All other trademarks mentioned are the property of their respective owners.


Pin Descriptions

SOT-23	SYMBOL	DESCRIPTION
1	V _{DD}	Supply Voltage
2	GND	Ground
3	N.C.	No Connect
4	DDC1	Active Pull-Up for DDC Signal
5	DDC2	Active Pull-Up for DDC Signal

System Diagram



IC Block Diagram



Absolute Maximum Ratings

Supply Voltage Range1V to 6.5	ν
Operating Junction Temperature+135	°C
Storage Temperature Range65°C to +150°	°C
Voltage on Pins	3V
Lead Temperature (soldering, 10s)	°C
ESD Min Other Pins (HBM)>2	
ESD DDC1 and DDC2 Pins (HBM)>8	κV

Recommended Operating Conditions

Temperature40°C	to +85°C
Supply Voltage	'V to 5.5V

CAUTION: Absolute Maximum Ratings indicate limits beyond which permanent damage to the device and impaired reliability may occur. These are stress ratings provided for information only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied.

For guaranteed specifications and test conditions, see Electrical Specifications. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Electrical Specifications Over all operating conditions unless otherwise specified, Typical values are measured at V_{DD} = 3.3V and T_A = +25°C

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG P	ARAMETERS		l.	1		1
V _{DD}	Supply Voltage Range		2.7		5.5	V
V _{DD RAMP}	V _{DD} Ramp Rate		0.05		50	V/ms
I _{DD}	Supply Current	DDC1 = DDC2 = Open		80	100	μA
I _{OUT_SB}	Standby Pull-Up Current	DDC1 = DDC2 = V _{DD} - 1.0V		80	125	μA
I _{OUT_A1}	Active Pull-Up Current	DDC1 = GND; DDC2 = Open	125	275	350	μA
I _{OUT_A2}	*	DDC1 = Open; DDC2 = GND	125	275	350	μA
I _{OUT_B1}	Boost Pull-Up Current (Figure 2)	V _{TRIPL} < DDC1 < V _{TRIPH} , DDC2 = Open	1.6	2.2		mA
I _{OUT_B2}	*	V _{TRIPL} < DDC2 < V _{TRIPH} , DDC1 = Open	1.6	2.2		mA
V _{TRIPL}	Input Voltage Threshold Low		0.65	0.75	0.85	V
V _{TRIPH}	Input Voltage Threshold High		V _{DD} - 0.60	V _{DD} - 0.50	V _{DD} - 0.40	V
f _{MAX}	DDC Max Frequency				100	kHz
NSS	Noise Spike Suppression (Note Figure 1) (Figure 10)			20		V-ns

NOTES:

1. Measured as area under triangular waveform above V_{TRIPL} , with time as base and V_{IN} as height (See Figure 10).

Typical Performance Curves





FIGURE 1. ACTIVE PULL-UP CURRENT, DDC PIN = 0V






FIGURE 2. BOOST PULL-UP CURRENT, DDC PIN = $V_{DD}/2$





FIGURE 4. V_{TRIPL} VOLTAGE



Typical Performance Curves (Continued)

FIGURE 7. BOOST PULL-UP CURRENT vs DDC VOLTAGE

Functional Description

DDC Overview

DDC is a 2-wire serial communication standard based on the I^2C standard. Devices communicate to each other using one clock (SCL) and one data (SDA) line. These are both bidirectional.

Each signal is connected to a positive supply voltage via a current-source or pull-up resistor (see "System Diagram" on page 2). When the bus is free, both lines are HIGH. The output stages of all devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function.

5


Simple pull-up resistors on the clock and data lines work well unless there are long signal lines. The combined capacitance of long cables increases the rise time on the signal to such an extent that the communication becomes unreliable or fails to meet the bus timing specifications. Smaller value resistors can sometimes compensate for the extra capacitance, but this increases the current consumption when the signal lines are pulled LOW.


ISL54103 Operation


To improve the operation of the DDC where larger bus capacitance exists, the ISL54103 provides active pull-up using switched current sources. When the bus is idle and both lines are HIGH, a standby pull-up current of 100μ A is used to maintain the signal level while minimizing power

consumption. When either of the two signals is pulled LOW, an active pull-up current of 275 μA maintains a good V_OL noise margin.

When the bus line is released, it is pulled high by the ISL54103 active current until the voltage exceeds the V_{TRIPL} level for a period of time. This voltage-time combination filters out noise on the signal line. Once the ISL54103 detects a valid rising edge, a 2.2mA boost current pulls the bus line high very quickly (see Figure 8). This boost current turns off when the input level reaches the V_{TRIPH} threshold and the pull-up current returns to the active level. If both inputs are HIGH, the pull-up current drops to the standby level of 100 μ A.







(V_{DD} = 2.7V)






FIGURE 10. NOISE SUPPRESSION. BOOST CURRENT APPLIED WHEN INPUT SIGNAL EXCEEDS 20Vns (TYPICAL)

Package Outline Drawing





NOTES:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH
- 3. DIMENSIONING AND TOLERANCES PER ASME, Y14.5-1994
- 4. THIS PART IS COMPLIANT WITH JEDEC SPECIFICATION MO-193.
- 5. THIS PART IS FULL COMPLIANCE TO EIAJ SPECIFICATION SC-74

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

