

Data Sheet April 2003 FN6036.1

# Low-Voltage, Single and Dual Supply, Quad SPDT, High Performance Analog Switches

The Intersil ISL43240 device is a CMOS, precision, quad SPDT analog switches designed to operate from a single +2V to +12V supply or from a  $\pm 2V$  to  $\pm 6V$  supply. Targeted applications include battery powered equipment that benefit from the devices' low power consumption (5µW), low leakage currents (5nA max), and fast switching speeds (toN = 52ns, toFF = 40ns). A 5 $\Omega$  maximum RoN flatness ensures signal fidelity, while channel-to-channel mismatch is guaranteed to be less than  $2\Omega$ .

The ISL43240 is a quad single-pole / double-throw (SPDT) device and can be used as a quad SPDT, a quad 2:1 multiplexer, a single 4:1 multiplexer, or a dual 2-channel differential multiplexer.

Table 1 summarizes the performance of this family.

**TABLE 1. FEATURES AT A GLANCE** 

CONFIGURATION	QUAD SPDT
±4.5V R <sub>ON</sub>	18Ω
±4.5V t <sub>ON</sub> /t <sub>OFF</sub>	52ns/40ns
10.8V R <sub>ON</sub>	14Ω
10.8V t <sub>ON</sub> /t <sub>OFF</sub> 40ns/27ns	
4.5V R <sub>ON</sub>	30Ω
4.5V t <sub>ON</sub> /t <sub>OFF</sub>	64ns/29ns
3V R <sub>ON</sub>	51Ω
3V t <sub>ON</sub> /t <sub>OFF</sub>	120ns/50ns
Packages	20 Ld SSOP, 20 Ld QFN 4x4

#### **Features**

- Fully Specified for 10% Tolerances at V<sub>S</sub> = ±5V and V+ = 12V, 5V and 3.3V
- Four Separately Controlled SPDT Switches

- Low Off Leakage Current (Max at 85°C) . . . . . . 2.5nA
   Fast Switching Action
- · Guaranteed Break-Before-Make
- Minimum 2000V ESD Protection per Method 3015.7
- · TTL, CMOS Compatible

#### **Applications**


- · Battery Powered, Handheld, and Portable Equipment
  - Barcode Scanners
  - Laptops, Notebooks, Palmtops
- · Communications Systems
  - Radios
  - XDSL and PBX / PABX
  - RF "Tee" Switches
  - Base Stations
- Test Equipment
  - Medical Ultrasound
  - Electrocardiograph
  - ATE
- · Audio and Video Switching
- General Purpose Circuits
  - +3V/+5V DACs and ADCs
  - Digital Filters
  - Operational Amplifier Gain Switching Networks
  - High Frequency Analog Switching
  - High Speed Multiplexing

#### Related Literature

- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"
- AN557 "Recommended Test Procedures for Analog Switches"

# Pinouts (Note 1)

ISL43240 (SSOP) TOP VIEW



#### NOTE:

1. Switches Shown for Logic "0" Input.

#### Truth Table

	ISL43240	ISL43240
LOGIC	NO SW	NC SW
0	OFF	ON
1	ON	OFF

NOTE: Logic "0"  $\leq 0.8 \text{V}$ . Logic "1"  $\geq 2.4 \text{V}$ .

# Pin Descriptions

PIN	FUNCTION			
V+	Positive Power Supply Input			
V-	Negative Power Supply Input. Connect to GND for Single Supply Configurations.			
GND	Ground Connection			
IN	Digital Control Input			
СОМ	Analog Switch Common Pin			
NO	Analog Switch Normally Open Pin			
NC	Analog Switch Normally Closed Pin			
N.C.	No Internal Connection			

# SL43240 (QFN) TOP VIEW | Com | Com

# **Ordering Information**

PART NO. (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
ISL43240IA	-40 to 85	20 Ld SSOP	M20.209
ISL43240IA-T	-40 to 85	20 Ld SSOP Tape and Reel	M20.209
ISL43240IR	-40 to 85	20 Ld QFN	L20.4x4
ISL43240IR-T	-40 to 85	20 Ld QFN Tape and Reel	L20.4x4

#### **Absolute Maximum Ratings**

V+ to V0.3 to 15 V
V+ to GND
V- to GND
All Other Pins (Note 2)
Continuous Current (Any Terminal)
Peak Current, IN, NO, NC, or COM
(Pulsed 1ms, 10% Duty Cycle, Max)
ESD Rating (Per MIL-STD-883 Method 3015)>2kV

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (oC/W)
20 Ld SSOP Package (Note 3)	. 150
20 Ld QFN Package (Note 4)	. 75
Maximum Junction Temperature (Plastic Package)	150 <sup>0</sup> C
Moisture Sensitivity (See Technical Brief TB363)	
All Packages	
Maximum Storage Temperature Range	
Maximum Lead Temperature (Soldering 10s)	300°C
(SSOP - Lead Tips Only)	

#### **Operating Conditions**

Temperature Range ISL43240IX .....-40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- 2. Signals on NC, NO, COM, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 3.  $\theta_{JA}$  is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 4. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.

# **Electrical Specifications:** $\pm$ **5V Supply** Test Conditions: $V_{SUPPLY} = \pm 4.5 \text{V}$ to $\pm 5.5 \text{V}$ , GND = 0V, $V_{INH} = 2.4 \text{V}$ , $V_{INL} = 0.8 \text{V}$ (Note 4), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5)	TYP	(NOTE 5)	UNITS
ANALOG SWITCH CHARACTERIS	STICS	,				
Analog Signal Range, V <sub>ANALOG</sub>		Full	V-	-	V+	V
ON Resistance, R <sub>ON</sub>	$V_S = \pm 4.5 \text{V}$ , $I_{COM} = 10 \text{mA}$ , $V_{NO}$ or $V_{NC} = \pm 3.5 \text{V}$ ,	25	-	18	25	Ω
	See Figure 5	Full	-	-	30	Ω
RON Matching Between Channels,	$V_S = \pm 4.5 \text{V}, I_{COM} = 10 \text{mA}, V_{NO} \text{ or } V_{NC} = \pm 3 \text{V}$	25	-	0.5	2	Ω
ΔR <sub>ON</sub>		Full	-	-	4	Ω
R <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	$V_S = \pm 4.5 \text{V}$ , $I_{COM} = 10 \text{mA}$ , $V_{NO}$ or $V_{NC} = 0 \text{V}$ , $\pm 3 \text{V}$ , Note 7	25	-	-	5	Ω
, ,		Full	-	-	5	Ω
NO or NC OFF Leakage Current,	$V_S = \pm 5.5 \text{V}, V_{COM} = \pm 4.5 \text{V}, V_{NO} \text{ or } V_{NC} = \pm 4.5 \text{V},$	25	-0.2	-	0.2	nA
I <sub>NO(OFF)</sub> or I <sub>NC(OFF)</sub>	Note 6	Full	-2.5	-	2.5	nA
COM ON Leakage Current,	$V_S = \pm 5.5V$ , $V_{COM} = V_{NO}$ or $V_{NC} = \pm 4.5V$ , Note 6	25	-0.4	-	0.4	nA
I <sub>COM(ON)</sub>		Full	-5	-	5	nA
DIGITAL INPUT CHARACTERISTIC	CS					
Input Voltage High, V <sub>INH</sub>		Full	2.4	1.6	-	V
Input Voltage Low, V <sub>INL</sub>		Full	-	1.5	0.8	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	$V_S = \pm 5.5 V$ , $V_{IN} = 0 V$ or $V +$	Full	-1	-	1	μА
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t <sub>ON</sub>	$V_S = \pm 4.5 \text{V}$ , $V_{NO}$ or $V_{NC} = \pm 3 \text{V}$ , $R_L = 300 \Omega$ , $C_L = 35 \text{pF}$ ,	25	-	52	65	ns
	V <sub>IN</sub> = 0 to 3V, See Figure 1	Full	-	-	75	ns
Turn-OFF Time, t <sub>OFF</sub>	$V_S = \pm 4.5V$ , $V_{NO}$ or $V_{NC} = \pm 3V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	40	50	ns
	V <sub>IN</sub> = 0 to 3V, See Figure 1	Full	-	-	55	ns
Break-Before-Make Time Delay, t <sub>D</sub>	$V_S = \pm 5.5$ V, $V_{NO}$ or $V_{NC} = \pm 3$ V, $R_L = 300\Omega$ , $C_L = 35$ pF, $V_{IN} = 0$ to 3V, See Figure 3	Full	10	19	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$ , See Figure 2	25	-	-	5	рС
NO OFF Capacitance, COFF	f = 1MHz, V <sub>NO</sub> or V <sub>NC</sub> = V <sub>COM</sub> = 0V, See Figure 7	25	-	10	-	pF
NC OFF Capacitance, COFF	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	10	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub>	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	30	-	pF
OFF Isolation	$R_L = 50\Omega$ , $C_L = 15pF$ , $f = 1MHz$ ,	25	-	71	-	dB
Crosstalk, Note 8	V <sub>NO</sub> or V <sub>NC</sub> = 1V <sub>RMS</sub> , See Figures 4 and 6	25	-	-92	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 1MHz$	25	-	59	-	dB

#### **Electrical Specifications: ±5V Supply**

Test Conditions:  $V_{SUPPLY} = \pm 4.5V$  to  $\pm 5.5V$ , GND = 0V,  $V_{INH} = 2.4V$ ,  $V_{INL} = 0.8V$  (Note 4), Unless Otherwise Specified **(Continued)** 

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
POWER SUPPLY CHARACTERI	STICS					
Power Supply Range		Full	±2	-	±6	V
Positive Supply Current, I+	$V_S = \pm 5.5V$ , $V_{IN} = 0V$ or V+, Switch On or Off	25	-1	0.01	1	μА
		Full	-1	-	1	μΑ
Negative Supply Current, I-		25	-1	0.01	1	μΑ
		Full	-1	-	1	μА

#### NOTES:

- 5.  $V_{IN}$  = Input voltage to perform proper function.
- 6. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 7. Leakage parameter is 100% tested at high temp, and guaranteed by correlation at 25°C.
- 8. Flatness is defined as the delta between the maximum and minimum R<sub>ON</sub> values over the specified voltage range.
- 9. Between any two switches.

#### **Electrical Specifications: 5V Supply**

Test Conditions: V + = +4.5V to +5.5V, V - = GND = 0V,  $V_{INH} = 2.4V$ ,  $V_{INL} = 0.8V$  (Note 4), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 5)	TYP	MAX (NOTE 5)	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON Resistance, R <sub>ON</sub>	$V+ = 4.5V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 3.5V$ ,	25	-	30	40	Ω
	See Figure 5	Full	-	-	50	Ω
R <sub>ON</sub> Matching Between Channels,	V+ = 4.5V, I <sub>COM</sub> = 1.0mA, V <sub>NO</sub> or V <sub>NC</sub> = 3V	25	-	0.5	3	Ω
$\Delta R_{ON}$		Full	-	-	4	Ω
R <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	$V+ = 5.5V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 1V$ , $2V$ , $3V$ ,	25	-	4.4	6	Ω
, ,	Note 7	Full	-	-	8	Ω
NO or NC OFF Leakage Current,	$V+ = 5.5V$ , $V_{COM} = 1V$ , 4.5V, $V_{NO}$ or $V_{NC} = 4.5V$ , $1V$ ,	25	-0.2	-	0.2	nA
I <sub>NO(OFF)</sub> or I <sub>NC(OFF)</sub>	Note 6	Full	-2.5	-	2.5	nA
COM ON Leakage Current,	$V+ = 5.5V$ , $V_{COM} = 1V$ , 4.5V, $V_{NO}$ or $V_{NC} = 1V$ , 4.5V	25	-0.4	-	0.4	nA
I <sub>COM(ON)</sub>	Note 6	Full	-5	-	5	nA
DIGITAL INPUT CHARACTERISTI	cs		1			
Input Voltage High, V <sub>INH</sub>		Full	2.4	1.5	-	V
Input Voltage Low, VINL		Full	-	1.4	0.8	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	V+ = 5.5V, V <sub>IN</sub> = 0V or V+	Full	-1	-	1	μА
DYNAMIC CHARACTERISTICS			1			
Turn-ON Time, t <sub>ON</sub>	$V+ = 4.5V$ , $V_{NO}$ or $V_{NC} = 3V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	64	80	ns
	V <sub>IN</sub> = 0 to 3V, See Figure 1	Full	-	-	90	ns
Turn-OFF Time, t <sub>OFF</sub>	$V+ = 4.5V$ , $V_{NO}$ or $V_{NC} = 3V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	29	40	ns
	V <sub>IN</sub> = 0 to 3V, See Figure 1	Full	-	-	45	ns
Break-Before-Make Time Delay, t <sub>D</sub>	V+ = 5.5V, $V_{NO}$ or $V_{NC}$ = 3V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, $V_{IN}$ = 0 to 3V, See Figure 3	Full	15	39	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$ , See Figure 2	25	-	1.2	2	рС
NO OFF Capacitance, COFF	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	10	-	pF
NC OFF Capacitance, C <sub>OFF</sub>	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	10	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub>	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	30	-	pF
OFF Isolation	$R_L = 50\Omega$ , $C_L = 15pF$ , $f = 1MHz$ ,	25	-	71	-	dB
Crosstalk, Note 8	V <sub>NO</sub> or V <sub>NC</sub> = 1V <sub>RMS</sub> , See Figures 4 and 6	25	-	-92	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 1MHz$	25	-	59	-	dB

# **Electrical Specifications: 5V Supply**

Test Conditions: V+ = +4.5V to +5.5V, V- = GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V (Note 4), Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 5)	TYP	MAX (NOTE 5)	UNITS
POWER SUPPLY CHARACTERIST	rics					
Positive Supply Current, I+	$V+ = 5.5V$ , $V- = 0V$ , $V_{IN} = 0V$ or $V+$ , Switch On or Off	25	-1	0.01	1	μΑ
		Full	-1	-	1	μΑ
Negative Supply Current, I-		25	-1	0.01	1	μΑ
		Full	-1	-	1	μА

#### **Electrical Specifications: 3.3V Supply**

Test Conditions: V+ = +3.0V to +3.6V, V- = GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V (Note 4), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 5)	TYP	MAX (NOTE 5)	UNITS
ANALOG SWITCH CHARACTERIS	STICS					•
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON Resistance, R <sub>ON</sub>	$V+ = 3V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 1.5$ V,	25	-	51	60	Ω
	See Figure 5	Full	-	-	70	Ω
R <sub>ON</sub> Matching Between Channels,	$V+ = 3V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 1.5$ V	25	-	0.5	3	Ω
$\Delta R_{ON}$		Full	-	-	4	Ω
R <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	$V+ = 3V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 0.5V$ , $1.5V$ ,	25	-	12	17	Ω
	Note 7	Full	-	-	17	Ω
NO or NC OFF Leakage Current,	$V+ = 3.6V$ , $V_{COM} = 1V$ , $3V$ , $V_{NO}$ or $V_{NC} = 3V$ , $1V$ ,	25	-0.2	-	0.2	nA
I <sub>NO(OFF)</sub> or I <sub>NC(OFF)</sub>	Note 6	Full	-2.5	-	2.5	nA
COM ON Leakage Current,	$V+ = 3.6V$ , $V_{COM} = 1V$ , $3V$ , $V_{NO}$ or $V_{NC} = 1V$ , $3V$ , Note	25	-0.4	-	0.4	nA
I <sub>COM(ON)</sub>	6	Full	-5	-	5	nA
DIGITAL INPUT CHARACTERISTI	cs					
Input Voltage High, V <sub>INH</sub>		Full	2.4	1.0	-	V
Input Voltage Low, V <sub>INL</sub>		Full	-	0.9	0.8	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	V+ = 3.6V, V <sub>IN</sub> = 0V or V+	Full	-1	-	1	μΑ
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t <sub>ON</sub>	V+ = 3.0V, V <sub>NO</sub> or V <sub>NC</sub> = 1.5V, R <sub>L</sub> = 300 $\Omega$ , C <sub>L</sub> = 35pF, V <sub>IN</sub> = 0 to 3V, See Figure 1	25	-	120	138	ns
		Full	-	-	160	ns
Turn-OFF Time, t <sub>OFF</sub>	$V+ = 3.0V$ , $V_{NO}$ or $V_{NC} = 1.5V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	50	60	ns
	V <sub>IN</sub> = 0 to 3V, See Figure 1	Full	-	-	65	ns
Break-Before-Make Time Delay, t <sub>D</sub>	V+ = 3.6V, $V_{NO}$ or $V_{NC}$ = 1.5V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, $V_{IN}$ = 0 to 3V, See Figure 3	Full	30	60	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$ , See Figure 2	25	-	1	2	рС
NO OFF Capacitance, COFF	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	10	-	pF
NC OFF Capacitance, COFF	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	10	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub>	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	30	-	pF
OFF Isolation	$R_L = 50\Omega$ , $C_L = 15pF$ , $f = 1MHz$ ,	25	-	71	-	dB
Crosstalk, Note 8	$V_{NO}$ or $V_{NC} = 1V_{RMS}$ , See Figures 4 and 6	25	-	-92	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 1MHz$	25	-	59	-	dB
POWER SUPPLY CHARACTERIST	rics	1			L.	1
Positive Supply Current, I+	$V+ = 3.6V$ , $V- = 0V$ , $V_{IN} = 0V$ or $V+$ , Switch On or Off	25	-1	0.01	1	μА
		Full	-1	-	1	μΑ
Negative Supply Current, I-	1	25	-1	0.01	1	μΑ
		Full	-1	-	1	μА


# ISL43240

**Electrical Specifications: 12V Supply** 


Test Conditions: V+ = +10.8V to +13.2V, V- = GND = 0V,  $V_{INH}$  = 3.0V,  $V_{INL}$  = 0.8V (Note 4), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 6)	TYP	MAX (NOTE 6)	UNITS
ANALOG SWITCH CHARACTERIS	STICS		'		<u>'</u>	
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON Resistance, R <sub>ON</sub>	$V+ = 10.8V$ , $I_{COM} = 1.0mA$ , $V_{NO}$ or $V_{NC} = 9V$ ,	25	-	14	20	Ω
	See Figure 5	Full	-	-	30	Ω
R <sub>ON</sub> Matching Between Channels,	V+ = 10.8V, I <sub>COM</sub> = 1.0mA, V <sub>NO</sub> or V <sub>NC</sub> = 9V	25	-	0.3	2	Ω
$\Delta R_{ON}$		Full	-	-	4	Ω
R <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	$V+ = 13.2V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 3V$ , $6V$ , $9V$ ,	25	-	1.7	2	Ω
, ,	Note 7	Full	-	-	3	Ω
NO or NC OFF Leakage Current,	$V+ = 13V$ , $V_{COM} = 1V$ , $12V$ , $V_{NO}$ or $V_{NC} = 12V$ , $1V$ ,	25	-0.2	-	0.2	nA
I <sub>NO(OFF)</sub> or I <sub>NC(OFF)</sub>	Note 6	Full	-2.5	-	2.5	nA
COM ON Leakage Current,	$V+ = 13V$ , $V_{COM} = 1V$ , $12V$ , $V_{NO}$ or $V_{NC} = 1V$ , $12V$ Note	25	-0.4	-	0.4	nA
I <sub>COM(ON)</sub>	6	Full	-5	-	5	nA
DIGITAL INPUT CHARACTERISTI	cs		1			I
Input Voltage High, V <sub>INH</sub>		Full	3.0	2.8	-	V
Input Voltage Low, V <sub>INL</sub>		Full	-	2.2	0.8	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	V+ = 13.2V, V <sub>IN</sub> = 0V or V+	Full	-1	-	1	μА
DYNAMIC CHARACTERISTICS			1			I
Turn-ON Time, t <sub>ON</sub>	V+ = 10.8V, V <sub>NO</sub> or V <sub>NC</sub> = 10V, R <sub>L</sub> = $300\Omega$ , C <sub>L</sub> = $35$ pF, V <sub>IN</sub> = 0 to 3V, See Figure 1	25	-	40	50	ns
		Full	-	-	83	ns
Turn-OFF Time, t <sub>OFF</sub>	$V+ = 10.8V$ , $V_{NO}$ or $V_{NC} = 10V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	27	35	ns
	V <sub>IN</sub> = 0 to 3V, See Figure 1	Full	-	-	40	ns
Break-Before-Make Time Delay, t <sub>D</sub>	V+ = 13.2V, $V_{NO}$ or $V_{NC}$ = 10V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, $V_{IN}$ = 0 to 3V, See Figure 3	Full	5	20	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$ , See Figure 2	25	-	12	14	рС
NO OFF Capacitance, COFF	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	10	-	pF
NC OFF Capacitance, COFF	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	10	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub>	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	30	-	pF
OFF Isolation	$R_L = 50\Omega$ , $C_L = 15pF$ , $f = 1MHz$ ,	25	-	71	-	dB
Crosstalk, Note 8	$V_{NO}$ or $V_{NC} = 1V_{RMS}$ , See Figures 4 and 6	25	-	-92	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 1MHz$	25	-	59	-	dB
POWER SUPPLY CHARACTERIST	rics		1			I
Positive Supply Current, I+	V+ = 13V, V <sub>IN</sub> = 0V or V+, Switch On or Off	25	-1	0.01	1	μА
		Full	-1	-	1	μА
Negative Supply Current, I-		25	-1	0.01	1	μА
		Full	-1	-	1	μА

#### Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.




Repeat test for all switches.  $C_L$  includes fixture and stray capacitance.

$$V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + R_{(ON)}}$$

FIGURE 1B. TEST CIRCUIT

#### FIGURE 1A. MEASUREMENT POINTS

FIGURE 1. SWITCHING TIMES



Logic input waveform is inverted for switches that have the opposite logic sense.

V<sub>G</sub> COM NO or NC VOUT

V<sub>G</sub> LOGIC INPUT


LOGIC INPUT

Repeat test for all switches.  $C_L$  includes fixture and stray capacitance.

FIGURE 2B. TEST CIRCUIT

#### FIGURE 2A. MEASUREMENT POINTS

FIGURE 2. CHARGE INJECTION




Repeat test for all switches.  $C_L$  includes fixture and stray capacitance.

#### FIGURE 3A. MEASUREMENT POINTS

FIGURE 3. BREAK-BEFORE-MAKE TIME

FIGURE 3B. TEST CIRCUIT

#### Test Circuits and Waveforms (Continued)



Repeat test for all switches.

FIGURE 4. OFF ISOLATION TEST CIRCUIT





FIGURE 6. CROSSTALK TEST CIRCUIT

#### **Detailed Description**

The ISL43240 quad analog switches offer precise switching capability from a bipolar  $\pm 2\text{V}$  to  $\pm 6\text{V}$  or a single 2V to 12V supply with low on-resistance (18 $\Omega$ ) and high speed operation (ton = 52ns, toff = 40ns). The devices are especially well suited for portable battery powered equipment thanks to the low operating supply voltage (2V), low power consumption (5 $\mu$ W), low leakage currents (5nA max). High frequency applications also benefit from the wide bandwidth, and the very high off isolation and crosstalk rejection.

#### Supply Sequencing And Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to V- (see



Repeat test for all switches.

FIGURE 5. RON TEST CIRCUIT




FIGURE 7. CAPACITANCE TEST CIRCUIT

Figure 8). To prevent forward biasing these diodes, V+ and V- must be applied before any input signals, and input signal voltages must remain between V+ and V-. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a  $1k\Omega$  resistor in series with the input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

Adding a series resistor to the switch input defeats the purpose of using a low R<sub>ON</sub> switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 8). These additional diodes limit the analog signal from 1V below V+ to 1V above V-.

The low leakage current performance is unaffected by this approach, but the switch resistance may increase, especially at low supply voltages.




FIGURE 8. OVERVOLTAGE PROTECTION

#### **Power-Supply Considerations**

The ISL43240 construction is typical of most CMOS analog switches, in that they have three supply pins: V+, V-, and GND. V+ and V- drive the internal CMOS switches and set their analog voltage limits, so there are no connections between the analog signal path and GND. Unlike switches with a 13V maximum supply voltage, the ISL43240 15V maximum supply voltage provides plenty of room for the 10% tolerance of 12V supplies (±6V or 12V single supply), as well as room for overshoot and noise spikes.

This family of switches performs equally well when operated with bipolar or single voltage supplies. The minimum recommended supply voltage is 2V or  $\pm$ 2V. It is important to note that the input signal range, switching times, and onresistance degrade at lower supply voltages. Refer to the electrical specification tables and *Typical Performance* curves for details.

V+ and GND power the internal logic (thus setting the digital switching point) and level shifters. The level shifters convert the logic levels to switched V+ and V- signals to drive the analog switch gate terminals.

#### Logic-Level Thresholds

V+ and GND power the internal logic stages, so V- has no affect on logic thresholds. This switch family is TTL compatible (0.8V and 2.4V) over a V+ supply range of 2.5V to 10V (see Figure 17). At 12V the V $_{\text{IH}}$  level is about 2.8V. For best results with a 12V supply, use a logic family the provides a V $_{\text{OH}}$  greater than 3V.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails (see Figure 18). Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation. The

ISL43240 has been designed to minimize the supply current whenever the digital input voltage is not driven to the supply rails (0V to V+). For example driving the device with 3V logic (0V to 3V) while operating with dual or single 5V supplies the device draws only  $10\mu A$  of current (see Figure 18 for  $V_{IN} = 3V$ ). Similiar devices of competitors can draw 8 times this amount of current.

#### High-Frequency Performance

In  $50\Omega$  systems, signal response is reasonably flat even past 200MHz (see Figure 19). Figure 19 also illustrates that the frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An off switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. Off Isolation is the resistance to this feedthrough, while Crosstalk indicates the amount of feedthrough from one switch to another. Figure 20 details the high Off Isolation and Crosstalk rejection provided by this switch. At 10MHz, off isolation is about 50dB in  $50\Omega$  systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease Off Isolation and Crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

#### Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and V-. One of these diodes conducts if any analog signal exceeds V+ or V-.

Virtually all the analog leakage current comes from the ESD diodes to V+ or V-. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and V- pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and GND.

# Typical Performance Curves T<sub>A</sub> = 25°C, Unless Otherwise Specified




FIGURE 9. ON RESISTANCE vs POSITIVE SUPPLY VOLTAGE




FIGURE 11. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 13. TURN - ON TIME vs POSITIVE SUPPLY VOLTAGE




FIGURE 10. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 12. CHARGE INJECTION vs SWITCH VOLTAGE




FIGURE 14. TURN - OFF TIME vs POSITIVE SUPPLY VOLTAGE

# $Typical\ Performance\ Curves\ T_A=25^{o}C,\ Unless\ Otherwise\ Specified\ (Continued)$




FIGURE 15. TURN - ON TIME vs POSITIVE SUPPLY VOLTAGE




FIGURE 17. DIGITAL SWITCHING POINT VS POSITIVE SUPPLY VOLTAGE




FIGURE 19. FREQUENCY RESPONSE




FIGURE 16. TURN - OFF TIME vs POSITIVE SUPPLY VOLTAGE




FIGURE 18. POSITIVE SUPPLY CURRENT vs DIGITAL INPUT VOLTAGE




FIGURE 20. CROSSTALK AND OFF ISOLATION

# **Typical Performance Curves** $T_A = 25^{\circ}C$ , Unless Otherwise Specified (Continued)




FIGURE 21. ±PSRR vs FREQUENCY

# Die Characteristics

# SUBSTRATE POTENTIAL (POWERED UP):

V-


#### TRANSISTOR COUNT:

ISL43240: 418

#### PROCESS:

Si Gate CMOS

# Shrink Small Outline Plastic Packages (SSOP)



#### NOTES:


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.20mm (0.0078 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.20mm (0.0078 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.13mm (0.005 inch) total in excess of "B" dimension at maximum material condition.
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M20.209 (JEDEC MO-150-AE ISSUE B)
20 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.068	0.078	1.73	1.99	
A1	0.002	0.008'	0.05	0.21	
A2	0.066	0.070'	1.68	1.78	
В	0.010'	0.015	0.25	0.38	9
С	0.004	0.008	0.09	0.20'	
D	0.278	0.289	7.07	7.33	3
Е	0.205	0.212	5.20'	5.38	4
е	0.026 BSC		0.65 BSC		
Н	0.301	0.311	7.65	7.90'	
L	0.025	0.037	0.63	0.95	6
N	20		20		7
α	0 deg.	8 deg.	0 deg.	8 deg.	

Rev. 3 11/02

# Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)



L20.4x4
20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
(COMPLIANT TO JEDEC MO-220VGGD-1 ISSUE C)

SYMBOL	MIN	NOMINAL	MAX	NOTES
А	0.80	0.90	1.00	-
A1	-	-	0.05	-
A2	-	-	1.00	9
А3		9		
b	0.18	0.23	0.30	5, 8
D		-		
D1		9		
D2	1.95	2.10	2.25	7, 8
Е		-		
E1		9		
E2	1.95	2.10	2.25	7, 8
е		-		
k	0.25	-	-	-
L	0.35	0.60	0.75	8
L1	-	-	0.15	10
N		2		
Nd		3		
Ne	5	5		3
Р	-	-	0.60	9
θ	-	-	12	9

Rev. 1 10/02

#### NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- Features and dimensions A2, A3, D1, E1, P & θ are present when Anvil singulation method is used and not present for saw singulation.
- Depending on the method of lead termination at the edge of the package, a maximum 0.15mm pull back (L1) maybe present. L minus L1 to be equal to or greater than 0.3mm.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com