
Decoder for Program Delivery
Control and Video Program System
PDC / VPS Decoder


SDA 5648 SDA 5648X

CMOSIC

Features

- Single-chip receiver for PDC data, broadcast either
 - in Broadcast Data Service Packet (BDSP) 8/30/2 according to CCIR teletext system B, or
 - in dedicated line no. 16 of the vertical blanking interval (VPS)
- Reception of Unified Date and Time (UDT) broadcast in BDSP 8/30/1
- Low external components count
- On-chip data and sync slicer
- I²C-Bus interface for communication with external microcontroller
- Selection of PDC/VPS operating mode software controlled by I²C-Bus register
- Pin and software compatible to VPS Decoder SDA 5642
- Supply voltage: 5 V ± 10 %
- Video input signal level: 0.7 Vpp to 1.4 Vpp
- Technology: CMOS
- Package: P-DIP-14-3 and P-DSO-20-1
 Operating temperature range: 0 to 70 °C





Туре	Ordering Code	Package
SDA 5648	Q67000-A5186	P-DIP-14-3
SDA 5648X	Q67006-A5198	P-DSO-20-1 Tape & Reel

Functional Description


The CMOS circuit SDA 5648 is intended for use in video cassette recorders to retrieve control data of the PDC system from the data lines broadcast during the vertical blanking interval of a standard video signal.

The SDA 5648 is devised to handle PDC data transported either in Broadcast Data Service Packet (BDSP) 8/30 format 2 (bytes no. 13 through 25) of CCIR teletext system B or in the dedicated data line no. 16 in the case of VPS.

Furthermore it is able to receive the Unified Date and Time (UDT) information transmitted in bytes no. 15 through 21 of packet 8/30 format 1.

Pin Configuration


(top view)



Operating mode (PDC/VPS) is selected by a control register which can be written to via the ${\rm I}^2$ C-Bus interface.

Pin Definitions and Functions

Pin No. P-DIP-14-3	Pin No. P-DSO-20-1	Symbol	Function
1		$V_{\mathtt{SS}}$	Ground (0 V)
	1	$V_{\sf SSA}$	Analog ground (0 V)
	2	$V_{\mathtt{SSD}}$	Digital ground (0 V)
	3	N.C.	Not connected
2	4	SCL	Serial clock input of I ² C-Bus.
3	5	SDA	Serial data input of I ² C-Bus.
4	6	CS0	Chip select input determining the I ² C-Bus addresses: 20 _H / 21 _H , when pulled low 22 _H / 23 _H , when pulled high.
5	7	VCS	Video Composite Sync output from sync slicer used for PLL based clock generation.
	8	N.C.	Not connected
6	9	DAVN	Data available output active low, when PDC/VPS data is received.
7	10	ЕНВ	Output signaling the presence of the first field active high.
8	11	TI	Test input; activates test mode when pulled high.
9	12	PD1	Phase detector/charge pump output of data PLL (DAPLL).
	13	N.C.	Not connected
10	14	PD2/VCO2	Connector of the loop filter for the SYSPLL.
11	15	VCO1	Input to the voltage controlled oscillator #1 of the DAPLL.
12	16	I_{REF}	Reference current input for the on-chip analog circuit.
13	17	CVBS	Composite video signal input.
	18	N.C.	Not connected
14		V_{DD}	Positive supply voltage (+ 5 V nom.).
	19	V_{DDD}	Positive supply voltage for the digital circuits (+ 5 V nom.).
	20	V_{DDA}	Positive supply voltage for the analog circuits (+ 5 V nom.).



Block Diagram

Circuit Description

Referring to the functional block diagram of the PDC / VPS decoder, the composite video signal with negative going sync pulses is coupled to the pin CVBS through a capacitor which is used for clamping the bottom of the sync pulses to an internally fixed level. The signal is passed on to the slicer, an analog circuitry separating the sync and the data parts of the CVBS signal, thus yielding the digital composite sync signal VCS and a digital data signal for further processing by comparing those signals to internally generated slicing levels.

The output of the sync separator is forwarded, on one hand, to the output pin VCS, and on the other hand, to the clock generator and the Timing block. The VCS signal represents a key signal that is used for deriving a system clock signal by means of a PLL.

The data slicer separates the data signal from the CVBS signal by comparing the video voltage to an internally generated slicing level which is found by averaging the data signal during TV line no. 16 in the VPS mode or by averaging the data signal during the clock run-in period of the teletext lines during the data entry window (DEW) in PDC mode.

The clock generator delivers the system clock needed for the basic timing as well as for the regeneration of the data clock. It is based on two phase locked loops (PLL's) all parts of which are integrated on chip with the exception of the loop filter components. Each of the PLL's is composed of a voltage controlled oscillator (VCO), a phase/frequency detector (PFD), and a charge pump which converts the digital output signals of the PFD to an analog current. That current is transformed to a control voltage for the VCO by the off-chip loop filter. The generated VCO frequencies are 10 MHz and 13.875 MHz for VPS mode and PDC mode, respectively.

All signals necessary for the control of sync and data slicing as well as for the data acquisition are generated by the Timing block.

In PDC mode, only teletext rows 8/30 containing Broadcast Data Service Package (BDSP) information are acquired. The relevant bytes of 8/30 format 1 (8/30/1) and 8/30 format 2 (8/30/2) are extracted. The 8/30/1-bytes are stored in the acquisition register in a transparent way without any bit manipulation, whereas the Hamming coded bytes of packet 8/30/2 are Hamming-checked and bytes with one bit error are corrected. The storage of error free or corrected 8/30/2-data bytes in the transfer register to the I²C-Bus is signalled by the DAVN output going low. The reception and storage of 8/30/1- data, however, is not indicated by the DAVN output. The presence of 8/30/1 data can only be checked by polling the data register via the I²C-Bus.

In VPS mode, the extracted data bits of TV line no. 16 are checked for biphase errors. With no biphase errors encountered, the acquired bytes are stored in the transfer register to the I²C-Bus. That transfer is signalled by a H/L transition of the DAVN output, as well.

In both operating modes data are updated when a new data line has been received, provided that the chip is not accessed via the I²C-Bus at the same time.

A micro controller can read the stored bytes via the I²C-Bus interface at any time. However, one must be aware that the storage of new data from the acquisition interface is inhibited as long as the PDC decoder is being accessed via the I²C-Bus. At the end of an I²C-Bus reading the transfer registers are set to FF (hex) until they are updated by the reception of new data packet contained in the CVBS signal.

I2C-Bus

General Information

The I²C-Bus interface implemented on the PDC decoder is a slave transmitter/receiver, i.e., both reading from and writing to the PDC / VPS decoder is possible. The clock line SCL is controlled only by the bus master usually being a micro controller, whereas the SDA line is controlled either by the master or by the slave. A data transfer can only be initiated by the bus master when the bus is free, i.e., both SDA and SCL lines are in a high state. As a general rule for the I²C-Bus, the SDA line changes state only when the SCL line is low. The only exception to that rule are the Start Condition and the Stop Condition. Further details are given below. The following abbreviations are used:

START: Start Condition generated by master

AS: Ackknowledge by slave
AM: Ackknowledge by master
NAM: No Ackknowledge by master

STOP: Stop Condition generated by master

Chip Address

There are two pairs of chip addresses, which are selected by the CS0-input pin according to the following table

CS0 Input	Write Mode	Read Mode	
Low	20 (hex)	21 (hex)	
High	22 (hex)	23 (hex)	

Write Mode

For writing to the PDC decoder, the following format has to be used:

START Chipadress White Mode	AS	Byte Set Control Register	AS	STOP	l
-----------------------------	----	---------------------------	----	------	---

Data Transfer (Write Mode)

- Step1: In order to start a data transfer the master generates a Start Condition on the bus by pulling the SDA line low while the SCL line is held high.
- Step 2: The bus master puts the chip address on the SDA line during the next eight SCL pulses.
- Step 3: The master releases the SDA line during the ninth clock pulse. Thus the slave can generate an acknowledge (AS) by pulling the SDA line to a low level.
- Step 4: The controller transmits the data byte to set the Control register.
- Step 5: The slave acknowledges the reception of the byte.
- Step 6: The master concludes the data communication by generating a Stop Condition.

The write mode is used to set the I²C-Bus control register which determines the operating mode:

Control Register

Bit Number

7	6	5	4	3	2	1	0
T4	Т3	T2	T1	ТО	DIS	PDC/ VPS	FOR1/ FOR2

Default: All bits are set to 0 on power-up.

Bit 0: Determines, which kind of data is accessed via the I²C-Bus when PDC mode is active.

Value				
0	1			
BDSP	BDSP 8/ 30/ 1 or			
8/ 30/ 2	header row			
data accessible	data accessible (refer to description of Bit 2)			

Bit 1: Determines the operating mode.

Value					
0	1				
VPS mode active	PDC mode active				

Bits 2 through 7 are used for test purposes.

DIS: Don't care.

Bits 3 through 7 must not be changed for normal operation by user software!

Read Mode

For reading from the PDC decoder, the following format has to be used.

START	Chipaddress Read Mode	AS	1st Byte	AM	 Last	NAM	STOP
					Byte		

Data Transfer (Read Mode)

- Step1: To start a data transfer the master generates a Start Condition on the bus by pulling the SDA line low while the SCL line is held high. The byte address counter in the decoder is reset and points to the first byte to be output.
- Step 2: The bus master puts the chip address on the SDA line during the next eight SCL pulses.
- Step 3: The master releases the SDA line during the ninth clock pulse. Thus the slave can generate an acknowledge (AS) by pulling the SDA line to a low level. At this moment, the slave switches to transmitting mode.
- Step 4: During the next eight clock pulses the slave puts the addressed data byte onto the SDA line
- Step 5: The reception of the byte is acknowledged by the master device which, in turn, pulls down the SDA line during the next SCL clock pulse. By acknowledging a byte, the master prompts the slave to increment its internal address counter and to provide the output of the next data byte.
- Step 6: Steps no. 4 and no. 5 are repeated, until the desired amount of bytes have been read.
- Step 7: The last byte is output by the slave since it will not be acknowledged by the master.
- Step 8: To conclude the read operation, the master doesn't acknowledge the last byte to be received. A No Acknowledge by the master (NAM) causes the slave to switch from transmitting to receiving mode. Note that the master can prematurely cease any reading operation by not acknowledging a byte.
- Step 9: The master gains control over the SDA line and concludes the data transfer by generating a Stop Condition on the bus, i. e., by producing a low/high transition on the SDA line while the SCL line is in a high state. With the SDA and the SCL lines being both in a high state, the I²C-Bus is free and ready for another data transfer to be started.

The contents of up to 7 registers (bytes) can be read starting with byte 1 bit 7 (refer to the following table).

Order of Data Output on the I²C-Bus and Bit Allocation of the 3 Different Operating Modes

I ² C-Bus		PDC Packet 8/30				VPS Mode	
		Format 1		Format 2			
Byte 1	bit 7	byte 15	bit 0 ²⁾	byte 16	bit 01)	byte 11	bit 0 ²⁾
	6		1		1		1
	5		2		2		2
	4		3		3		3
	3		4	byte 17	bit 0		4
	2		5		1		5
	1		6		2		6
	0		7		3		7
Byte 2	bit 7	byte 16	bit 0	byte 18	bit 0	byte 12	bit 0
	6		1		1		1
	5		2		2		2
	4		3		3		3
	3		4	byte 19	bit 0		4
	2		5		1		5
	1		6		2		6
	0		7		3		7
Byte 3	bit 7	byte 17	bit 0	byte 20	bit 0	byte 13	bit 0
	6		1		1		1
	5		2		2		2
	4		3		3		3
	3		4	byte 21	bit 0		4
	2		5		1		5
	1		6		2		6
	0		7		3		7
Byte 4	bit 7	byte 18	bit 0	byte 22	bit 0	byte 14	bit 0
	6		1		1		1
	5		2		2		2
	4		3		3		3
	3		4	byte 23	bit 0		4
	2		5		1		5
	1		6		2		6
	0		7		3		7

Message bit numbers according to EBU specification of PDC system.
 Transmission bit number

Order of Data Output on the $I^2\text{C-Bus}$ and Bit Allocation of the 3 Different Operating Modes (cont'd)

I ² C-Bus			PDC Packet 8/30				
		Format 1		Format 2			
Byte 5	bit 7	byte 19	bit 0	byte 14	bit 0	byte 5	bit 0
	6		1		1		1
	5		2		2		2
	4		3		3		3
	3		4	byte 15	bit 0		4
	2		5		1		5
	1		6		2		6
	0		7		3		7
Byte 6	bit 7	byte 20	bit 0	byte 24	bit 0	byte 15	bit 0
	6		1		1		1
	5		2		2		2
	4		3		3		3
	3		4	byte 25	bit 0		4
	2		5		1		5
	1		6		2		6 7
	0		7		3		7
Byte 7	bit 7	byte 21	bit 0	byte 13	bit 0	- set to "1"	
	6		1		1	- set to "1"	
	5		2		2	- set to "1"	
	4		3		3	- set to "1"	
	3		4	- set to "1"		- set to "1"	
	2		5	- set to "1"		- set to "1"	
	1		6	- set to "1"		- set to "1"	
	0		7	- set to "1"		- set to "1"	

Description of DAVN and EHB Outputs

DAVN (Data Valid active low)

EHB (First Field active high)

Signal Output	VPS Mode	PDC Mode				
		8/30/2	8/30/1			
DAVN						
H/L-transition	in line 16 when valid VPS data is	in the line carrying	in the line carrying			
(set low)	received	valid 8/30/2 data	valid 8/30/1 data			
L/H-transition	at the start of line 16	at the beginning of the next field i.e., at the start of the next data entry window				
(set high)						
always set high	on power-up or during I ² C-Bus ack acknowledge in or		bus master doesn't he stop condition			
ЕНВ	,					
L/H-transition	at the beginning o	at the beginning of the first field				
H/L-transition	at the beginning of	f the second field				

In test mode (i.e. TI = high), both DAVN and EHB are controlled by the CS0 pin and reproduce the state of the CS0 input.

Electrical Characteristics

Absolute Maximum Ratings

 $T_{\rm A}$ = 25 °C

Parameter	Symbol	ol Limit Values			Unit	Test	
		min.	typ.	max.		Condition	
Ambient temperature	T_{A}	0		70	°C	in operation	
Storage temperature	$T_{ m stg}$	- 40		125	°C	by storage	
Total power dissipation	P_{tot}			300	mW		
Power dissipation per output	P_{DQ}			10	mW		
Input voltage	V_{IM}	- 0.3		6	V		
Supply voltage	V_{DD}	- 0.3		6	V		
Thermal resistance	R_{thSU}			80	K/W		

Operating Range

Supply voltage	$V_{ extsf{DD}}$	4.5	5	5.5	V	
Supply current	$I_{ extsf{DD}}$		5	15	mA	
Ambient temperature range	T_{A}	0		70	°C	


Characteristics

 $T_{\rm A}$ = 25 °C

Parameter	Symbol	L	imit Valı	Unit	Test	
		min. typ.		max.		Condition
Input Signals SDA, SC	L, CS0					
H-input voltage	V_{IH}	$0.7 imes V_{ extsf{DD}}$		V_{DD}	V	
L-input voltage	V_{IL}	0		$0.3 imes V_{ extsf{DD}}$	V	
Input capacitance	C_1			10	pF	
Input current	I_{IM}			10	μΑ	
Input Signal TI						
H-input voltage	V_{IH}	$0.9 imes V_{ extsf{DD}}$		V_{DD}	V	
L-input voltage	V_{IL}	0		$0.1 imes V_{ m DD}$	V	
Input capacitance	C_1			10	pF	
Input current	I_{IM}			10	μΑ	

Characteristics (cont'd) $T_{\circ} = 25 \,^{\circ}\text{C}$

Parameter	Symbol	Li	mit Valu	Unit	Test		
		min.	typ.	max.		Condition	
Input Signals CVBS (pos. Video, neg. Sync)							
Video input signal level	V_{CVBS}	0.7	1.0	2.0	V		
Synchron signal amplitude	$V_{ extsf{SYNC}}$	0.15	0.3	1.0	V		
Data amplitude	V_{DAT}	$\begin{array}{ c c c c }\hline 0.25\\ 1.5\times V_{\rm SYNC} \end{array}$	0.5	1.0	V	VPS mode PDC mode	
Coupling capacitor	Cc		33		nF		
H-input current	I_{IH}			10	μΑ	$V_{\rm I}$ = 5 V	
L-input current	I_{IL}	- 1000	- 400	- 100	μΑ	$V_{\rm I}=0$ V	
Source impedance	R _S			250	Ω		
Leakage resistance at coupling capacitor	R_{C}	0.91	1	1.2	ΜΩ		
Output Signals DAVN, EHE	s, vcs						
H-output voltage	V_{QH}	$V_{ m DD}$ $-$ 0.5			V	$I_{\rm Q} = -100 \mu$	
L-output voltage	V_{QL}			0.4	V	$I_{\rm Q}$ = 1.6 mA	
Output Signals SDA (Open	-Drain-Stag	ge)					
L-output voltage	V_{QL}			0.4	V	$I_{\rm Q}$ = 3.0 mA	
Permissible output voltage				5.5	V		
PLL-Loop Filter Componer	_ `	olication circ	1		1		
Resistance at PD2/VCO2	R_1		6.8		kΩ		
Resistance at VCO1	R_2		1200		kΩ		
Attenuation resistance	R_3		6.8		kΩ		
Resistance at PD2/VCO2	R_5		1200		kΩ		
Integration capacitor	<i>C</i> ₁		2.2		nF		
Integration capacitor	C_3		33		nF		
VCO – Frequence Range A	djustment						
Resistance at IREF (for bias current adjustment)	R_4		100		kΩ		
	-	•	-				




I²C-Bus Timing


Parameter	Symbol	Limi	Unit		
		min.	max.		
Clock frequency	$f_{ t SCL}$	0	100	kHz	
Inactive time prior to new transmission start-up	t_{BUF}	4.7		μs	
Hold time during start condition	t _{HD;STA}	4.0		μs	
Low-period of clock	t_{LOW}	4.7		μs	
High-period of clock	t_{HIGH}	4.0		μs	
Set-up time for data	$t_{SU;DAT}$	250		ns	
Rise time for SDA and SCL signal	t_{TLH}		1	μs	
Fall time for SDA and SCL signal	t_{THL}		300	ns	
Set-up time for SCL clock during stop condition	$t_{ m SU;STO}$	4.7		μs	

All values referred to $V_{\rm IH}$ and $V_{\rm IL}$ levels.


PDC/VPS-Receiver




Application Circuit




I²C-Bus Signals During Write Operations




I²C-Bus Signals During Read Operations





Position of Teletext and VPS Data Lines within the Vertical Blanking Interval (shown for first field)




Definition of Voltage Levels for VPS Data Line

BDSP 8/30 Format 1 Bit Allocation

Byte No.	Bit N	No.					Contents		
	0	1	2	3	4	5	6	7	
15	Weig	ght		Weig	ght		Sign		Time Offset Code
	2-2	2 - 1	20	21	2 ²	2 ³	0		
							'		
16	MJD	Digit			1	1	1	1	Modified Julian Date (MJD)
10	Weig	ght 10	4		ı	ı		ı	1. Byte
17 MJD Digit					Digit			Modified Julian Date	
	Weig	ght 10	2		Wei	ght 10	3		2. Byte
40	MID	D:=:4			MID	Diait			Madified Indian Data (MID)
18		Digit ght 10	0			Digit ght 10	1		Modified Julian Date (MJD) 3. Byte
	VVCI	JIIC 10			VVCI	JIIC 10			o. Byte
19	UTC	Hour	S		UTC	Hour	S		Universal Time Coordinated (UTC)
	Units	3			Tens	3			1. Byte
20		Minu	tes		UTC	Minu	tes		Universal Time Coordinated
	Units	5			Tens	3			2. Byte
					I				
21		Seco	nds			Seco	nds		Universal Time Coordinated
	Units	S			Tens	3			3. Byte

This corresponds to the coding adopted in CCIR teletext system B BDSP 8/30 format 1.

NB: The received bytes are output on the I²C-bus in a transparent way, i.e., on a bit-first-in-first-out basis. No bit manipulation is performed on the chip in this operating mode. When evaluating the numbers, note that each 4-bit-digit has been incremented by one prior to transmission, and the least significant bits are transmitted first.



Structure of the Teletext Data Packet 8/30 Format 2

BDSP 8/30 Format 2 Bit Allocation

The four message bits of byte 13 are used as follows:

```
byte 13 bit 0 – LCl \, b_1 ) label channel identifier 1 – LCl \, b_2 ) 2 – LUF label update flag 3 – reserved but as yet undefined
```

The message bits of bytes 14-25 are used in a way similar to the coding of the label in the dedicated television line as follows:

```
byte 14 bit 0 PCS b_1 )
                                                       byte 20 bit 0 PIL
                               status of
                                                                             b_{15} )
            1 PCS b<sub>2</sub> )
                              analogue sound
                                                                     1 PIL
                                                                             b_{16} )
                                                                     2 PIL
                                                                             b_{17} )
                                                                                      minute
            2
                               reserved but yet
                                                                    3 PIL
                                                                             b_{18} )
                                                       byte 21 bit 0 PIL
            3
                               undefined
                                                                             b_{19})
                                                                     1 PIL
                                                                             b_{20} )
byte 15 bit 0 CNI
            1 CNI
                                                                    2 CNI
                     b_2
                               country
                                                                             b_5)
                                                                    3 CNI b<sub>6</sub> )
            2 CNI
                    b_3 )
                                                                                      country
            3 CNI
                     b_4 )
                                                       byte 22 bit 0 CNI b_7 )
                                                                     1 CNI b<sub>8</sub> )
                               network (or
byte 16 bit 0 CNI
                     b_{o} )
            1 CNI
                               program provider)
                                                                    2 CNI
                                                                             b_{11} )
                     b_{10} )
                                                                     3 CNI
                                                                             b_{12} )
                                                       byte 23 bit 0 CNI
                                                                             b_{13} )
            2 PIL
                     b_1
                                                                                      network (or
            3 PIL
                     b_2
                                                                     1 CNI
                                                                             b_{14} )
                                                                                      program
byte 17 bit 0 PIL
                        )
                               day
                                                                    2 CNI
                                                                             b_{15} )
                                                                                      provider)
                     b_3
            1 PIL
                     b_4
                                                                    3 CNI b<sub>16</sub> )
            2 PIL
                                                       byte 24 bit 0 PTY b<sub>1</sub> )
            3 PIL
                                                                     1 PTY b<sub>2</sub> )
                     b_6
                                                                    2 PTY b_3)
byte 18 bit 0 PIL
                     b_7 )
                               month
            1 PIL
                                                                    3 PTY b_4
                     b_8
                                                                                      program
            2 PIL
                                                       byte 25 bit 0 PTY b<sub>5</sub> )
                     b_9
                                                                                      type
                                                                     1 \text{ PTY } b_6
                                                                    2 PTY b_7
            3 PIL
                     b_{10} )
byte 19 bit 0 PIL
                                                                    3 PTY b<sub>8</sub> )
                     b_{11}
            1 PIL
                     b_{12})
                               hour
            2 PIL
                     b_{13})
            3 PIL
                     b_{14}
```

Data Format of the Program Delivery Data in the Dedicated TV Line

υa	ıa ı	UI	1116	ונ ט		116 1	10	yı aı	וו טפ	HIV	CI y	Dai	aı		IC	DEC	aice
1	PTY		15	1,2,3,4,5,6,7	0 1 2 3 4 5 6 7	- L	Program type	binary				Α	Α	Α	Α	Α	1111111
Time	CNI		41	11,12,13,14,15	2 3 4 5 6 7	W	Network or	program	binary			Z	Z	Z	Z	Z	N
				2 6	6 7 0 1	M L	Country	binary				z	z	z	z	z	Z
			13		0 1 2 3 4 5	M L	Minute	binary				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1	Ь	Р
	PIL		12	10,11,12,13	3 4 5 6 7		- Hour	binary				- - - -	1 1 1 1 0	1 1 1 0 1	1 1 1 0 0		
				6 7 8	6 7 0 1 2	-	Month	binary				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 1 1 1	0 1 1 1	0 1 1 1 1		
	=		1	2 3	1 2 3 4 5	Σ		binary g.	· .:			0 0 0	0 0 0 N	0 0 0 0 N	0 0 0 0 N	d.	N P
	S <	Ĺ			0		Net:	or	prov. bin.			z	z	z	z	z	z
		<i></i>	6 to 10				Not to P	releva DC	nt								
	S <	ļ 	2	1,2,3	3 4 5 6 7	M	enh of V		ent			z :: z	Z Z	Z :: Z	Z : : Z	1111	N
	PCS	<u> </u> 		_ω _	0 1 2	Rits b. and	22: 00 don't	releva televa	10 stereo 11 dual sound	Bits b ₃ and	b ₄ are reserved	Timer control code	Record inhibit/term. N N	on code	tion code	ced VPS	u use
			3 & 4						nt		<u> </u>	imer cor	ecord in	Interruption code	Continuation coc	Unenhanced VP	PTY not in use
			7				Start	run-in code				-	<u>~</u>		0	⊃	Д
			←	_	^		Clock	run-i-								_	
	Parameter →		Byte No. →	Parameter bits b_i , $I = \rightarrow$	ransmission bit No. →		Content → Clock						opco politicado	values for	receiver control	(sepos edes)	

Abbreviations: CNI = Country and Network Identification M = PCS= Program Control Status L = PIL = Program Identification Label PTY = Program Type

M = Most-significant bitL = Least-significant bit

A = Bit value is that of the current PTY code
N = Bit value is that of the current CNI code
P = Bit value is that of the current PIL code