June 1998

DS36C200 Dual High Speed Bi-Directional Differential Transceiver

National Semiconductor

DS36C200 Dual High Speed Bi-Directional Differential Transceiver


General Description

The DS36C200 is a dual transceiver device optimized for high data rate and low power applications. This device provides a single chip solution for a dual high speed bi-directional interface. Also, both control pins may be routed together for single bit control of datastreams. Both control pins are adjacent to each other for ease of routing them together. The DS36C200 is compatible with IEEE 1394 physical layer and may be used as an economical solution with some considerations. Please reference the application information on 1394 for more information. The device is in a 14-lead small outline package. The differential driver outputs provides low EMI with its low output swings typically 210 mV. The receiver offers ±100 mV threshold sensitivity, in addition to common-mode noise protection.


Features

- Optimized for DSS to DVHS interface link
- Compatible IEEE 1394 signaling voltage levels
- Operates above 100 Mbps
- Bi-directional transceivers
- 14-lead SOIC package
- Ultra low power dissipation
- ±100 mV receiver sensitivity
- Low differential output swing typical 210 mV
- High impedance during power off

Connection Diagram



Functional Diagram



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 1998 National Semiconductor Corporation DS012621

Absolute Maximum Ratings (Note 1)

.

Supply Voltage (V_{CC})

Enable Input Voltage

(DE, RE*) Voltage (DI/RO)

Voltage (DO/RI±)

M Package

Derate M Package

Storage Temperature Range

Lead Temperature Range

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

(Soldering, 4 sec.)	+260°C
ESD Rating (Note 4)	
(HBM, 1.5 kΩ, 100 pF)	≥ 3.5 kV
(EIAJ, 0 Ω, 200 pF)	≥ 300V

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})	+4.5	+5.0	+5.5	V
Receiver Input Voltage	0		2.4	V
Operating Free Air				
Temperature (T _A)	0	25	70	°C

Electrical Characteristics (Notes 2, 3, 7)

Maximum Package Power Dissipation @+25°C

Over supply voltage and operating temperature ranges, unless otherwise specified

-0.3V to +6V

-0.3V to +5.9V

-0.3V to +5.9V

-65°C to +150°C

1255 mW

–0.3V to (V_{CC} + 0.3V)

10.04 mW/°C above +25°C

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
DIFFERE	NTIAL DRIVER CHARACTERIS	TICS (RE* = V _{cc})					
V _{OD}	Output Differential Voltage	$R_L = 55\Omega$, (Figure 1)	DO+,	172	210	285	mV
ΔV_{OD}	V _{OD} Magnitude Change		DO-	0	4	35	mV
V _{он}	Output High Voltage				1.36		V
V _{OL}	Output Low Voltage				1.15		V
Vos	Offset Voltage			1.0	1.25	1.6	V
ΔV_{OS}	Offset Magnitude Change			0	5	25	mV
I _{OZD}	TRI-STATE [®] Leakage	$V_{OUT} = V_{CC}$ or GND		-10	±1	+10	μA
I _{OXD}	Power-Off Leakage	V_{OUT} = 5.5V or GND, V_{CC} = 0V		-10	±1	+10	μΑ
IOSD	Output Short Circuit Current	V _{OUT} = 0V			-4	-9	mA
DIFFERE	NTIAL RECEIVER CHARACTER	ISTICS (DE = GND)					
V _{TH}	Input Threshold High	$V_{CM} = 0V$ to 2.3V	RI+,			+100	mV
V _{TL}	Input Threshold Low		RI–	-100			mV
I _{IN}	Input Current	$V_{IN} = +2.4V \text{ or } 0V$		-10	±1	+10	μΑ
V _{он}	Output High Voltage	I _{OH} = -400 μA	RO	3.8	4.9		V
		Inputs Open		3.8	4.9		V
		Inputs Terminated, $R_t = 55\Omega$		3.8	4.9		V
		Inputs Shorted, V _{ID} = 0V			4.9		V
V _{OL}	Output Low Voltage	I_{OL} = 2.0 mA, V_{ID} = -200 mV			0.1	0.4	V
I _{OSR}	Output Short Circuit Current	V _{OUT} = 0V		-15	-60	-100	mA
DEVICE O	CHARACTERISTICS						
V _{IH}	Input High Voltage		DI,	2.0		V _{cc}	V
VIL	Input Low Voltage		DE	GND		0.8	V
I _{IH}	Input High Current	$V_{IN} = V_{CC} \text{ or } 2.4V$	RE*		±1	±10	μΑ
I _{IL}	Input Low Current	V _{IN} = GND or 0.4V			±1	±10	μA
V _{CL}	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$		-1.5	-0.8		V
I _{CCD}	Power Supply Current	No Load, DE = RE* = V_{CC}	V _{cc}		3	7	mA
		$R_L = 55\Omega$, DE = RE* = V _{CC}	7		11	17	mA
I _{CCR}]	DE = RE* = 0V	7		6	10	mA

should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} and V_{ID} . Note 3: All typicals are given for V_{CC} = +5.0V and T_A = +25°C.

Note 4: ESD Rating: HBM (1.5 k Ω , 100 pF) \ge 3.5 kV

EIAJ (0 Ω , 200 pF) > 300V

Note 5: CL includes probe and fixture capacitance.

www.national.com

Electrical Characteristics	(Notes 2, 3, 7) (Continued)
-----------------------------------	-----------------------------

Note 6: Generator waveform for all tests unless otherwise specified: f = 1 MHz, $Z_O = 50\Omega$, $t_f \le 1 \text{ ns}$, $t_f \le 1 \text{ ns}$ (0%–100%).

Note 7: The DS36C200 is a current mode device and only function with datasheet specification when a resistive load is applied to the drivers outputs.

Switching Characteristic

.

Over supply voltage and operating temperature ranges, unless otherwise specified. (Notes 5, 6)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIFFERE	NTIAL DRIVER CHARACTERISTICS					
t _{PHLD}	Differential Propagation Delay High to Low	$R_{L} = 55\Omega, C_{L} = 10 \text{ pF}$	1.0	2.5	5.5	ns
t _{PLHD}	Differential Propagation Delay Low to High	(Figure 2 and Figure 3)	1.0	2.6	5.5	ns
t _{SKD}	Differential Skew t _{PHLD} - t _{PLHD}		0	0.1	2	ns
t _{TLH}	Transition Time Low to High		0	0.5	2	ns
t _{THL}	Transition Time High to Low		0	0.5	2	ns
t _{PHZ}	Disable Time High to Z	$R_L = 55\Omega$	0.3	5	20	ns
t _{PLZ}	Disable Time Low to Z	(Figure 4 and Figure 5)	0.3	5	20	ns
t _{PZH}	Enable Time Z to High		0.3	10	30	ns
t _{PZL}	Enable Time Z to Low		0.3	10	30	ns
DIFFERE	NTIAL RECEIVER CHARACTERISTICS					
t _{PHLD}	Differential Propagation Delay High to Low	C_{L} = 10 pF, V_{ID} = 200 mV	1.5	5	9	ns
t _{PLHD}	Differential Propagation Delay Low to High	(Figure 6 and Figure 7)	1.5	4.6	9	ns
t _{skD}	Differential Skew t _{PHLD} - t _{PLHD}		0	0.4	3	ns
t _r	Rise Time		0	1.5	5	ns
t _f	Fall Time		0	1.5	5	ns
t _{PHZ}	Disable Time High to Z	C _L = 10 pF	1	5	20	ns
t _{PLZ}	Disable Time Low to Z	(Figure 8 and Figure 9)	1	5	20	ns
t _{PZH}	Enable Time Z to High		0.3	10	30	ns
t _{PZL}	Enable Time Z to Low		0.3	10	30	ns

Parameter Measurement Information




FIGURE 1. Differential Driver DC Test Circuit






FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit





Receive Mode

.

ſ	Input(s)		Input/Output		
	DE	RE*	[RI+] – [RI–]	RO	
	L	L	> +100 mV	Н	
ſ	L	L	< -100 mV	L	
	L	L	100 mV > & > -100 mV	Х	
	L	Н	Х	Z	

Transmit Mode

Input(s)		Input/Output		
DE	RE*	DI	DO+	DO-
Н	Н	L	L	Н
Н	Н	Н	Н	L
Н	Н	2 > & > 0.8	Х	Х
L	н	Х	Z	Z

L = Logic low level

X = Indeterminant state

Z = High impedance state

TABLE 1. Device Pin Descriptions

Pin#	Name	Mode	Description
	(In mode only)		
3	DE	Transmit	Driver Enable: When asserted low driver is disabled. And when asserted high driver is enabled.
1, 7	DI		TTL/CMOS driver input pins
10, 13	DO+		Non-inverting driver output pin
11, 12	DO-		Inverting driver output pin
4	RE*	Receive	Receiver Enable: When asserted low receiver is enabled. And when asserted high receiver is disabled.
1, 7	RO		Receiver output pin
10, 13	RI+		Positive receiver input pin
11, 12	RI–	1	Negative receiver input pin
5	GND	Transmit and	Ground pin
2	V _{cc}	Receive	Positive power supply pin, +5V ± 10%
6, 8, 9, 14	NC		No Connect

IEEE 1394

The DS36C200 drives and receives IEEE 1394 physical layer signal levels. The current mode driver is capable of driving a 55 Ω load with V_{OD} between 172 mV and 285 mV. The DS36C200 is not designed to work with a link layer controller IC requiring full 1394 physical layer compliancy to the standard. No clock generator, no arbitration, and no encode/decode logic is provided with this device. For a 1394 link where speed sensing, bus arbitration, and other functions are not required, a controller and the DS36C200 will provide a cost effective, high speed dedicated link. This is shown in *Figure 10.* In applications that require fully compliant 1394 protocol, a link layer controller and physical layer controller supports up to three DC36C200 devices (not shown).

The DS36C200 drivers are current mode drivers and intended to work with a two 110 Ω termination resistors in parallel with each other. The termination resistors should match the characteristic impedance of the transmission media. The drivers are current mode devices therefore the resistors are required. Both resistors are required for half duplex operation and should be placed as close to the DO/RI+ and DO/RI- pins as possible at opposite ends of the bus. However, if your application only requires simplex operation, only one termination resistor is required. In addition, note the voltage levels will vary from those in the datasheet due to different loading. Also, AC or unterminated configurations are pos-

sible as long as transmission line effects are taken into account. Discontinuities are caused by mid-bus stubs, connectors, and devices that affect signal integrity.

The differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The typical output current is mere 3.8 mA, a minimum of 3.1 mA, and a maximum of 5.2 mA. The current mode requires that a resistive termination be employed to terminate the signal and to complete the loop as shown in Figure 11. The 3.8 mA loop current will develop a differential voltage of 210 mV across the 55 Ω termination resistor which the receiver detects with a 110 mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (210 mV - 100 mV = 110 mV)). The signal is centered around +1.2V (Driver Offset, V_{OS}) with respect to ground as shown in Figure 7.

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case between 20 MHz–50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to

Application Information (Continued)

some ECL and PECL devices, but without the heavy static I_{CC} requirements of the ECL/PECL designs. LVDS requires > 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.


Fail-safe Feature:


The LVDS receiver is a high gain, high speed device that amplifies a small differential signal (20mV) to CMOS logic levels. Due to the high gain and tight threshold of the receiver, care should be taken to prevent noise from appearing as a valid signal.

The receiver's internal fail-safe circuitry is designed to source/sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated or shorted receiver inputs.

 Open Input Pins. The DS36C200 is a dual transceiver device, and if an application requires only one receiver, the unused channel inputs should be left OPEN. Do not tie the receiver inputs to ground or any other voltages. The input is biased by internal high value pull up or pull down resistors to set the output to a HIGH state. This internal circuitry will guarantee a HIGH, stable output state for open inputs.

- 2. Terminated Input. If the driver is disconnected (cable unplugged), or if the driver is in a TRI-STATE or power-off condition, the receiver output will again be in a HIGH state, even with the end of the cable 100Ω termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not differential, a balanced interconnect should be used. Twisted pair cable will offer better balance than flat ribbon cable.
- 3. Shorted Inputs. If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0V differential input voltage, the receiver output will remain in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (GND to 2.4V). It is only supported with inputs shorted and no external common-mode voltage applied.






www.national.com

8

Downloaded from $\underline{\text{Elcodis.com}}$ electronic components distributor

9



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.