

DS3105 Line Card Timing IC

www.maxim-ic.com

GENERAL DESCRIPTION


The DS3105 is a low-cost, feature-rich timing IC for telecom line cards. Typically the device accepts two reference clocks from dual redundant system timing cards. The DS3105 continually monitors both inputs and performs automatic hitless reference switching if the primary reference fails. The highly programmable DS3105 supports numerous input and output frequencies including frequencies required for SONET/SDH. Synchronous Ethernet (1G. 10G and 100Mb/s), wireless basestations and CMTS systems. PLL bandwidths from 18 Hz to 400 Hz are supported. and a wide variety of PLL characteristics and device features can be configured to meet the needs of many different applications.

The DS3105 register set is backward compatible with Semtech's ACS8525 line card timing IC. The DS3105 pinout is similar but not identical to the ACS8525.

APPLICATIONS

SONET/SDH, Synchronous Ethernet, PDH and Other Line Cards in WAN Equipment Including MSPPs, Ethernet Switches, Routers, DSLAMs, and Wireless Base Stations.

FUNCTIONAL DIAGRAM



FEATURES

Advanced DPLL Technology

- Programmable PLL bandwidth: 18 Hz to 400 Hz
- Hitless Reference Switching, Automatic or Manual
- Holdover on Loss of All Input References
- Frequency Conversion Among SONET/SDH, PDH, Ethernet, Wireless and CMTS Rates

5 Input Clocks

- Two CMOS/TTL (≤125 MHz)
- Two LVDS/LVPECL/CMOS/TTL (≤156.25 MHz)
- Backup Input (CMOS/TLL) in Case of Complete Loss of System Timing References
- Three Optional Frame Sync Inputs (CMOS/TTL)
- Continuous Input Clock Quality Monitoring
- Numerous Input Clock Frequencies Supported
 - SONET/SDH: 6.48. N x 19.44. N x 51.84 MHz
 - Ethernet xMII: 2.5, 25, 125, 156.25 MHz
 - PDH: N x DS1, N x E1, N x DS2, DS3, E3
 - Frame Svnc: 2 kHz. 4 kHz. 8 kHz
 - Custom: Any Multiple of 2 kHz up to 131.072 MHz, Any Multiple of 8 kHz up to 155.52 MHz

2 Output Clocks

- One CMOS/TTL Output (≤125 MHz)
- One LVDS/LVPECL Output (≤312.50 MHz)
- Two Optional Frame Sync Outputs: 2 kHz, 8 kHz
- Numerous Output Clock Frequencies Supported
- SONET/SDH: 6.48, N x 19.44, N x 51.84 MHz
- Ethernet xMII: 2.5, 25, 125, 156.25, 312.5 MHz
- PDH: N x DS1, N x E1, N x DS2, DS3, E3
- Other: 10, 10.24, 13, 30.72 MHz, plus other frequencies available upon request
- Frame Sync: 2 kHz, 8 kHz
- Custom Clock Rates: Any Multiple of 2 kHz up to 77.76 MHz, Any Multiple of 8 kHz up to 311.04 MHz

General

- Suitable line card IC for stratum 3E/3/4, SMC, SEC
- Internal Compensation for Master Clock Oscillator
- SPI Processor Interface
- 1.8V Operation with 3.3V I/O (5V tolerant)
- Industrial Operating Temperature Range

ORDERING INFORMATION

PART	TEMP RANGE	PACKAGE
DS3105LN	-40 to 85°C	LQFP64
DS3105LN+	-40 to 85°C	LQFP64, RoHS compliant

Confidential. Document Issued Under Non-Disclosure Agreement. Confidential. Document Issued Under Non-Disclosure Agreement. 1 of 110

TABLE OF CONTENTS

1	SIA	NDARDS	S COMPLIANCE	6
2	APPL	LICATIO	N EXAMPLE	7
3	BLO	CK DIAC	GRAM	7
4	DETA	AILED D	ESCRIPTION	8
5	DETA	AILED F	EATURES	9
6	PIN [DESCRI	PTIONS	11
7	FUN	CTIONA	L DESCRIPTION	15
	7.1	Overvi	ew	15
	7.2	Device	Identification and Protection	16
	7.3	Local C	Oscillator and Master Clock Configuration	16
	7.4	Input C	lock Configuration	16
		7.4.1	Signal Format Configuration	16
		7.4.2	Frequency Configuration	17
	7.5	Input C	Clock Monitoring	18
		7.5.1	Frequency Monitoring	18
		7.5.2	Activity Monitoring	18
		7.5.3	Selected Reference Activity Monitoring	19
	7.6	Input C	lock Priority, Selection and Switching	20
		7.6.1	Priority Configuration	20
		7.6.2	Automatic Selection Algorithm	20
		7.6.3	Forced Selection	21
		7.6.4	Ultra-Fast Reference Switching	21
		7.6.5	External Reference Switching Mode	21
		7.6.6	Output Clock Phase Continuity During Reference Switching	21
	7.7	DPLL A	Architecture and Configuration	22
		7.7.1	T0 DPLL State Machine	23
		7.7.2	T4 DPLL State Machine	26
		7.7.3	Bandwidth	26
		7.7.4	Damping Factor	26
		7.7.5	Phase Detectors	26
		7.7.6	Loss of Phase Lock Detection	27
		7.7.7	Phase Build-Out	28
		7.7.8	Input to Output (Manual) Phase Adjustment	28
		7.7.9	Phase Recalibration	28
		7.7.10	Frequency and Phase Measurement	29
		7.7.11	Input Jitter Tolerance	30
		7.7.12	Jitter Transfer	30
		7.7.13	Output Jitter and Wander	30

	7.8	Output	Clock Configuration	31
		7.8.1	Signal Format Configuration	31
		7.8.2	Frequency Configuration	31
	7.9	Frame	and Multiframe Alignment	38
		7.9.1	Sampling	38
		7.9.2	Resampling	39
		7.9.3	Enable	39
		7.9.4	Qualification	39
		7.9.5	Output Clock Alignment	39
		7.9.6	Frame Sync Monitor	39
		7.9.7	SYNCn Pins	40
		7.9.8	Other Configuration Options	40
	7.10	Microp	rocessor Interface	41
	7.11	Reset I	_ogic	43
	7.12	Power-	Supply Considerations	43
	7.13	Initializ	ation	43
8	REG	ISTER D	DESCRIPTIONS	44
	8.1	Status	Bits	44
	8.2	Configu	uration Fields	44
	8.3	Multi-R	egister Fields	44
	8.4	Registe	er Definitions	45
9	JTAG	TEST A	ACCESS PORT AND BOUNDARY SCAN	93
	9.1	JTAG [Description	93
	9.2	JTAG 7	ΓΑΡ Controller State Machine Description	93
	9.3	JTAG I	nstruction Register and Instructions	95
	9.4	JTAG 7	Test Registers	96
10	ELEC	CTRICAL	L CHARACTERISTICS	97
	10.1	DC Ch	aracteristics	97
	10.2	Input C	lock Timing	100
	10.3	Output	Clock Timing	100
	10.4	SPI Inte	erface Timing	101
	10.5	JTAG I	nterface Timing	102
	10.6	Reset I	Pin Timing	103
11	PIN A	ASSIGN	MENTS	104
12	MEC	HANICA	AL INFORMATION	106
13	ACR	SMYNC	AND ABBREVIATIONS	108
14	DATA	SHFF	T REVISION HISTORY	109

LIST OF FIGURES

Figure 2-1. Typical Application Example	7
Figure 3-1. Functional Block Diagram	7
Figure 7-1. DPLL Block Diagram	
Figure 7-2. T0 DPLL State Transition Diagram	
Figure 7-3. FSYNC 8 kHz Options	
Figure 7-4. SPI Clock Phase Options	42
Figure 7-5. SPI Bus Transactions	42
Figure 9-1. JTAG Block Diagram	
Figure 9-2. JTAG TAP Controller State Machine	95
Figure 10-1. Recommended Termination for LVDS Pins	99
Figure 10-2. Recommended Termination for LVPECL Signals on Differential Input Pins	99
Figure 10-3 Recommended Termination for LVPECL Level-Compatible Output Pins	99
Figure 10-4. SPI Interface Timing Diagram	101
Figure 10-5. JTAG Timing Diagram	102
Figure 10-6. Reset Pin Timing Diagram	103
Figure 11-1. Pin Assignment Diagram	
Figure 12-1. LQFP Mechanical Dimensions	

LIST OF TABLES

Table 1-1. Applicable Telecom Standards	
Table 6-1. Input Clock Pin Descriptions	
Table 6-2. Output Clock Pin Descriptions	
Table 6-3. Global Pin Descriptions	
Table 6-4. SPI Bus Mode Pin Descriptions	
Table 6-5. JTAG Interface Pin Descriptions	13
Table 6-6. Power Supply Pin Descriptions	13
Table 7-1. Input Clock Capabilities	17
Table 7-2. Locking Frequency Modes	
Table 7-3. Default Input Clock Priorities	20
Table 7-4. Damping Factors and Peak Jitter/Wander Gain	
Table 7-5. T0 DPLL adaptation for the T4 DPLL Phase Measurement Mode	
Table 7-6. Output Clock Capabilities	31
Table 7-7. Digital1 Frequencies	32
Table 7-8. Digital2 Frequencies	33
Table 7-9. APLL Frequency to Output Frequencies (T0 APLL and T4 APLL)	
Table 7-10. T0 APLL Frequency Configuration	
Table 7-11. T0 APLL2 Frequency Configuration	
Table 7-12. T4 APLL Frequency Configuration	34
Table 7-13. OC3 and OC6 Output Frequency Selection	34
Table 7-14. Possible Frequencies for Programmable Outputs	35
Table 7-15 T0CR1.T0FREQ Default Settings	
Table 7-16 T4CR1.T4FREQ Default Settings	37
Table 7-17 OC6 Default Frequency Configuration	
Table 7-18 OC3 Default Frequency Configuration	
Table 7-19. External Frame Sync Source	
Table 8-1. Register Map	
Table 9-1. JTAG Instruction Codes	95
Table 9-2. JTAG ID Code	
Table 10-1. Recommended DC Operating Conditions	
Table 10-2. DC Characteristics	
Table 10-3. CMOS/TTL Pins	
Table 10-4. LVDS/LVPECL Input Pins	98
Table 10-5. LVDS Output Pins	98
Table 10-6. LVPECL Level-Compatible Output Pins	
Table 10-7. Input Clock Timing	100
Table 10-8. Input Clock to Output Clock Delay	
Table 10-9. Output Clock Phase Alignment, Frame Sync Alignment Mode	
Table 10-10. SPI Interface Timing	
Table 10-11. JTAG Interface Timing	102
Table 10-12. Reset Pin Timing	
Table 11-1. Pin Assignments Sorted by Signal Name	
Table 12-1. LQFP Thermal Properties, Natural Convection	107
Table 12-2. LQFP Theta-JA (θ ι α) vs. Airflow	107


1 STANDARDS COMPLIANCE

Table 1-1. Applicable Telecom Standards

SPECIFICATION	SPECIFICATION TITLE
ANSI	
T1.101	Synchronization Interface Standard, 1999
TIA/EIA-644-A	Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits, 2001
ETSI	
EN 300 417-6-1	Transmission and Multiplexing (TM); Generic Requirements of Transport Functionality of Equipment; Part 6-1: Synchronization Layer Functions, v1.1.3 (1999-05)
EN 300 462-3-1	Transmission and Multiplexing (TM); Generic Requirements for Synchronization Networks; Part 3-1: The Control of Jitter and Wander within Synchronization Networks, v1.1.1 (1998-05)
EN 300 462-5-1	Transmission and Multiplexing (TM); Generic Requirements for Synchronization Networks; Part 5-1: Timing Characteristics of Slave Clocks Suitable for Operation in Synchronous Digital Hierarchy (SDH) Equipment, v1.1.1 (1998-05)
IEEE	
IEEE 1149.1	Standard Test Access Port and Boundary-Scan Architecture, 1990
ITU-T	
G.783	ITU G.783 Characteristics of Synchronous Digital Hierarchy (SDH) Equipment Functional Blocks (10/2000 plus Amendment 1 06/2002 and Corrigendum 2 03/2003)
G.813	Timing characteristics of SDH equipment slave clocks (SEC) (03/2003)
G.823	The Control of Jitter and Wander within Digital Networks which are Based on the 2048kbps Hierarchy (03/2000)
G.824	The Control of Jitter and Wander within Digital Networks which are Based on the 1544kbps Hierarchy (03/2000)
G.825	The Control of Jitter and Wander within Digital Networks which are Based on the Synchronous Digital Hierarchy (SDH) (03/2000)
G.8261	Timing and Synchronization Aspects in Packet Networks (05/2006)
G.8262	Timing characteristics of Synchronous Ethernet Equipment slave clock (EEC) (06/2007, pre-published)
TELCORDIA	
GR-253-CORE	SONET Transport Systems: Common Generic Criteria, Issue 3, September 2000
GR-1244-CORE	Clocks for the Synchronized Network: Common Generic Criteria, Issue 2, December 2000


2 APPLICATION EXAMPLE

Figure 2-1. Typical Application Example



3 BLOCK DIAGRAM

Figure 3-1. Functional Block Diagram



See Figure 7-1 on page 22 for a detailed view of the T0 and T4 DPLLs and the Output Clock Synthesizer and Selector block.

4 DETAILED DESCRIPTION

Figure 3-1 illustrates the blocks described in this section and how they relate to one another. Section 5 provides a detailed feature list.

The DS3105 is a complete line card timing IC. At the core of this device are two digital phase-locked loops (DPLLs) labeled T0 and T4¹. DPLL technology makes uses of digital-signal processing (DSP) and digital-frequency synthesis (DFS) techniques to implement PLLs that are precise, flexible, and have consistent performance over voltage, temperature, and manufacturing process variations. The DS3105's DPLLs are digitally configurable for input and output frequencies, loop bandwidth, damping factor, pull-in/hold-in range, and a variety of other factors. Both DPLLs can directly lock to many common telecom frequencies and also can lock at 8 kHz to any multiple of 8 kHz up to 156.25 MHz. The DPLLs can also tolerate and filter significant amounts of jitter and wander.

In typical line card applications, the T0 DPLL takes reference clock signals from two redundant system timing cards, monitors both, selects one, and uses that reference to produce a variety of clocks that are needed to time the outgoing traffic interfaces of the line card (SONET/SDH, PDH, Synchronous Ethernet, etc.). To perform this role in a variety of systems with diverse performance requirements, the T0 DPLL has a sophisticated feature set and is highly configurable. To can automatically transition among free-run, locked and holdover states without software intervention. In free-run, T0 generates a stable, low-noise clock with the same frequency accuracy as the external oscillator connected to the REFCLK pin. With software calibration the DS3105 can even improve the accuracy to within ±0.02 ppm. When at least one input reference clock has been validated, T0 transitions to the locked state in which its output clock accuracy is equal to the accuracy of the input reference. While in the locked state, T0 acquires an average frequency value to use as the holdover frequency. When its selected reference fails, T0 can very quickly detect the failure and enter the holdover state to avoid affecting its output clock. From holdover it can automatically switch to another input reference, again without affecting its output clock (hitless switching). Switching among input references can be either revertive or nonrevertive. When all input references are lost, T0 stays in holdover in which it generates a stable low-noise clock with initial frequency accuracy equal to its stored holdover value and drift performance determined by the quality of the external oscillator. To can also perform phase build-outs and fine-granularity output clock phase adjustments.

In the DS3105 the T4 DPLL can only be used as an optional clock monitoring block. T4 can be directed to lock to an input clock and can measure the frequency of the input clock or the phase difference between two input clocks.

At the front end of the T0 DPLL is the Input Clock Selector, Divider, and Monitor (ICSDM) block. This block continuously monitors as many as 5 different input clocks of various frequencies for activity and coarse frequency accuracy. In addition, ICSDM maintains an input clock priority table for the T0 DPLL and can automatically select and provide the highest priority valid clock to T0 without any software intervention. The ICSDM block can also divide the selected clock down to a lower rate as needed by the DPLL.

The Output Clock Synthesizer and Selector (OCSS) block shown in Figure 3-1 and in more detail in Figure 7-1 contains three output APLLs—T0 APLL, T0 APLL2 and T4 APLL—and their associated DFS engines and output divider logic plus several additional DFS engines. The APLL DFS blocks do frequency translation, creating clocks of various frequencies that are phase/frequency locked to the output clock of the associated DPLL. The APLLs multiply the clock rates from the APLL DFS blocks and simultaneously attenuate jitter. Altogether the output blocks of the DS3105 can produce more than 90 different output frequencies including common SONET/SDH, PDH and Synchronous Ethernet rates plus 2 kHz and 8 kHz frame sync pulses. Note that in the DS3105 the T4 APLL and its DFS engine are hardwired to the T0 DPLL and cannot be connected to the T4 DPLL.

The entire chip is clocked from the external oscillator connected to the REFCLK pin. Thus the free-run and holdover stability of the DS3105 is entirely a function of the stability of the external oscillator, the performance of which can be selected to match the application: typically XO or TCXO. The 12.8MHz clock from the external oscillator is multiplied by 16 by the Master Clock Generator block to create the 204.8MHz master clock used by the rest of the device.

Confidential. Document Issued Under Non-Disclosure Agreement. Confidential. Document Issued Under Non-Disclosure Agreement.

These names are adapted from output ports of the SETS function specified in ITU and ETSI standards such as ETSI EN 300 462-2-1. Although strictly speaking these names are appropriate only for timing card ICs such as the DS3100 that can serve as the SETS function, the names have been carried over to the DS3105 so that all of the products in Dallas/Maxim's timing IC product line have consistent names have been carried over to the DS3105 so that all of the products in Dallas/Maxim's timing IC product line have consistent

5 DETAILED FEATURES

Input Clock Features

- Five input clocks: Three CMOS/TTL (≤125 MHz) and two LVDS/LVPECL/CMOS/TTL (≤156.25 MHz)
- CMOS/TTL Input clocks accept any multiple of 2kHz up to 125MHz
- LVDS/LVPECL inputs accept any multiple of 2kHz up to 131.072MHz, any multiple of 8kHz up to 155.52MHz plus 156.25 MHz
- All input clocks are constantly monitored by programmable activity monitors
- Fast activity monitor can disqualify the selected reference after two missing clock cycles
- Three optional 2/4/8 kHz frame sync inputs for frame sync signals from master and slave timing cards and an optional backup timing source

T0 DPLL Features

- High-resolution DPLL plus three low-jitter output APLLs
- Sophisticated state machine automatically transitions between free-run, locked and holdover states
- Revertive or non-revertive reference selection algorithm
- Programmable bandwidth from 18 Hz to 400 Hz
- Separately configurable acquisition bandwidth and locked bandwidth
- Programmable damping factor to balance lock time with peaking: 1.2, 2.5, 5, 10 or 20
- Multiple phase detectors: phase/frequency, early/late, and multi-cycle
- Phase/frequency locking (±360° capture) or nearest-edge phase locking (±180° capture)
- Multi-cycle phase detection and locking (up to ±8191 UI) improves jitter tolerance and lock time
- Phase build-out in response to reference switching
- Less than 5 ns output clock phase transient during phase build-out
- Output phase adjustment up to ± 200 ns in 6 ps steps with respect to selected input reference
- High-resolution frequency and phase measurement
- Holdover frequency averaging over 1 second interval
- Fast detection of input clock failure and transition to holdover mode
- Low-jitter frame sync (8 kHz) and multi-frame sync (2 kHz) aligned with output clocks

T4 DPLL Features

- High-resolution DPLL can be used to monitor inputs
- Programmable bandwidth from 18 Hz to 70 Hz
- Programmable damping factor to balance lock time with peaking: 1.2, 2.5, 5, 10 or 20
- Multiple phase detectors: phase/frequency, early/late, and multi-cycle
- Phase/frequency locking (±360° capture) or nearest-edge phase locking (±180° capture)
- Multi-cycle phase detection and locking (up to ±8191 UI) improves jitter tolerance and lock time
- Phase detector can be used to measure phase difference between two input clocks
- High-resolution frequency and phase measurement

Output APLL Features

- Three separate clock-multiplying, jitter attenuating APLLs can simultaneously produce SONET/SDH rates, Fast/Gigabit Ethernet rates and 10G Ethernet rates, all locked to a common reference clock
- The T0 APLL, has frequency options suitable for Nx19.44MHz, NxDS1, NxE1, Nx25MHz and Nx62.5MHz
- The T4 APLL has frequency options suitable for Nx19.44MHz, NxDS1, NxE1, NxDS2, DS3, E3, Nx10MHz, Nx10.24 MHz, Nx13MHz, Nx25 MHz and Nx62.5 MHz
- The T0 APLL2 produces 312.5 MHz for 10G Synchronous Ethernet applications

Output Clock Features

- Two output clocks: one CMOS/TTL (≤125 MHz) and one LVDS/LVPECL (≤312.50 MHz)
- Output clock rates include 2 kHz, 8 kHz, NxDS1, NxE1, DS2, DS3, E3, 6.48 MHz, 19.44 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 311.04 MHz, 2.5 MHz, 25 MHz, 125 MHz, 156.25 MHz, 312.50 MHz, 10 MHz, 10.24 MHz, 13 MHz, 30.72 MHz and various multiples and submultiples of these rates
- Custom clock rates also available: any multiple of 2 kHz up to 77.76 MHz and any multiple of 8 kHz up to 311.04MHz
- All outputs have < 1 ns peak-to-peak output jitter; outputs from APLLs have < 0.5 ns peak-to-peak

• 8kHz frame sync and 2kHz multiframe sync outputs have programmable polarity and pulse width and can be disciplined by a 2 kHz or 8 kHz sync input

General Features

- Operates from a single external 12.800 MHz local oscillator (XO or TCXO)
- SPI serial microprocessor interface
- Four general-purpose I/O pins
- Register set can be write-protected

6 PIN DESCRIPTIONS

Table 6-1. Input Clock Pin Descriptions

Pin Name ⁽¹⁾	Type ⁽²⁾	Pin Description
REFCLK	I	Reference Clock. Connect to a 12.800 MHz, high-accuracy, high-stability, low-noise local oscillator (XO or TCXO). See section 7.3.
IC3	I _{PD}	Input Clock 3. CMOS/TTL. Programmable frequency (default 8 kHz). This input can be associated with the SYNC1 pin.
IC4	I _{PD}	Input Clock 4. CMOS/TTL. Programmable frequency (default 8 kHz). This input can be associated with the SYNC2 pin.
IC5POS, IC5NEG	I _{DIFF}	Input Clock 5. LVDS/LVPECL or CMOS/TTL. Programmable frequency (default 19.44 MHz). LVDS/LVPECL: see Table 10-4, Figure 10-1 and Figure 10-2. CMOS/TTL: Bias IC5NEG to 1.4V and connect the single-ended signal to IC5POS. This input can be associated with the SYNC1 pin.
IC6POS, IC6NEG	I _{DIFF}	Input Clock 6. LVDS/LVPECL or CMOS/TTL. Programmable frequency (default 19.44 MHz). LVDS/LVPECL: see Table 10-4, Figure 10-1 and Figure 10-2. CMOS/TTL: Bias IC6NEG to 1.4V and connect the single-ended signal to IC6POS. This input can be associated with the SYNC2 pin.
IC9	I _{PD}	Input Clock 9. CMOS/TTL. Programmable frequency (default 19.44 MHz). This input can be associated with the SYNC3 pin.
SYNC1	l _{PD}	Frame Sync1 Input. 2 kHz, 4 kHz or 8 kHz. FSCR3:SOURCE != 11XX This pin is the external frame sync input associated with any input pin using the FSCR3:SOURCE field. FSCR3:SOURCE = 11XX This pin is the external frame sync signal associated with IC3 or IC5 depending on which one is currently selected and the setting of FSCR1.SYNCSRC[1:0].
SYNC2	I _{PD}	Frame Sync2 Input. 2 kHz, 4 kHz or 8 kHz. FSCR3:SOURCE != 11XX This pin is not used for the external frame sync signal. FSCR3:SOURCE = 11XX This pin is the external frame sync signal associated with IC4 or IC6 depending on which one is currently selected and the setting of FSCR1.SYNCSRC[1:0].
SYNC3 / O3F0	I _{PU}	Frame Sync3 Input. 2 kHz, 4 kHz or 8 kHz. / OC3 Frequency Select 0. This pin is sampled when the $\overline{\rm RST}$ pin goes high and the value is used as O3F0 which together with O3F2 and O3F1 sets the default frequency of the OC3 output clock pin. See Table 7-18. After $\overline{\rm RST}$ goes high this pin becomes the SYNC3 input pin (2, 4 or 8 kHz) associated with IC9. It is only used as SYNC3 when FSCR2.SOURCE = 11XX.

Table 6-2. Output Clock Pin Descriptions

(4)	(0)	
Pin Name ⁽¹⁾	Type ⁽²⁾	Pin Description
OC3	0	Output Clock 3. CMOS/TTL. Programmable frequency. Default frequency selected by O3F[2:0] pins when the RST pin goes high, 19.44 MHz if O3F[2:0] pins left open). See Table 7-18.
OC6POS, OC6NEG	O _{DIFF}	Output Clock 6. LVDS/LVPECL. Programmable frequency. Default frequency selected by O6F[2:0] pins when the RST pin goes high, 38.88 MHz if O6F[2:0] pins left open). The output mode is selected by MCR8.OC6SF[1:0]. See Table 10-5, Table 10-6, Figure 10-1 and Figure 10-3.
FSYNC	O ₃	8 kHz FSYNC. CMOS/TTL. 8 kHz frame sync or clock. (default 50% duty cycle clock, non-inverted) The pulse polarity and width are selectable using FSCR1.8KINV and FSCR1.8KPUL.
MFSYNC	O ₃	2 kHz MFSYNC. CMOS/TTL. 2 kHz frame sync or clock. (default 50% duty cycle clock, non-inverted) The pulse polarity and width are selectable using FSCR1.2KINV and FSCR1.2KPUL.

Table 6-3. Global Pin Descriptions

Pin Name ⁽¹⁾	Type ⁽²⁾	Pin Description
RST	I _{PU}	Reset (active low). When this global asynchronous reset is pulled low, all internal circuitry is reset to default values. The device is held in reset as long as \overline{RST} is low. \overline{RST} should be held low for at least two REFCLK cycles after the external oscillator has stabilized and is providing valid clock signals.
SRCSW	I _{PD}	Source Switching Fast source-switching control input. See section 7.6.5. The value of this pin is latched into MCR10:EXTSW when RST goes high. After RST goes high this pin can be used to select between IC3/IC5 and IC4/IC6, if enabled.
TEST	I_{PD}	Factory Test Mode Select. Wire this pin to VSS for normal operation.
O3F1 / SRFAIL	IO _{PU}	OC3 Frequency Select 1 / SRFAIL Status Pin . This pin is sampled when the \overline{RST} pin goes high and the value is used as O3F1 which together with O3F2 and O3F0 sets the default frequency of the OC3 output clock pin. See Table 7-18. After \overline{RST} goes high, if MCR10:SRFPIN = 1, this pin follows the state of the SRFAIL status bit in the MSR2 register. This gives the system a very fast indication of the failure of the current reference. When MCR10:SRFPIN = 0, SRFAIL is disabled (low).
O3F2 / LOCK	IO _{PD}	OC3 Frequency Select 2 / T0 DPLL LOCK Status /. This pin is sampled when the RST pin goes high and the value is used as O3F2 which together with O3F1 and O3F0 sets the default frequency of the OC3 output clock pin. See Table 7-18. After RST goes high, if MCR1.LOCKPIN=1, this pin indicates the lock state of the T0 DPLL. When MCR1.LOCKPIN=0, LOCK is disabled (low). 0 = Not Locked 1 = Locked
O6F0 / GPIO1	IO _{PD}	OC6 Frequency Select 0 / General Purpose I/O Pin 1. This pin is sampled when the RST pin goes high and the value is used as O6F0 which together with O6F2 and O6F1 sets the default frequency of the OC6 output clock pin. See Table 7-17. After RST goes high this pin can be used as a general purpose I/O pin. GPCR:GPIO1D configures this pin as an input or an output. GPCR:GPIO1O specifies the output value. GPSR:GPIO1 indicates the state of the pin.
O6F1 / GPIO2	IO _{PD}	OC6 Frequency Select 1 / General Purpose I/O Pin 2. This pin is sampled when the RST pin goes high and the value is used as O6F1 which together with O6F2 and O6F0 sets the default frequency of the OC6 output clock pin. See Table 7-17. After RST goes high this pin can be used as a general purpose I/O pin. GPCR:GPIO2D configures this pin as an input or an output. GPCR:GPIO2O specifies the output value. GPSR:GPIO2 indicates the state of the pin.
O6F2 / GPIO3	IO _{PU}	OC6 Frequency Select 2 / General Purpose I/O Pin 3. This pin is sampled when the RST pin goes high and the value is used as O6F2 which together with O6F1 and O6F0 sets the default frequency of the OC6 output clock pin. See Table 7-17. After RST goes high this pin can be used as a general purpose I/O pin. GPCR:GPIO3D configures this pin as an input or an output. GPCR:GPIO3O specifies the output value. GPSR:GPIO3 indicates the state of the pin.
SONSDH / GPIO4	IO _{PD}	SONET/SDH Frequency Select Input or GPIO4 Pin. When RST goes high the state of this pin sets the reset-default state of MCR3:SONSDH, MCR6:DIG1SS and MCR6:DIG2SS. After RST goes high this pin can be used as a general purpose I/O pin. GPCR:GPIO4D configures this pin as an input or an output. GPCR:GPIO4O specifies the output value. GPSR:GPIO4 indicates the state of the pin. Reset latched values: 0 = SDH rates (N x 2.048 MHz) 1 = SONET rates (N x 1.544 MHz)
INTREQ / LOS	O ₃	Interrupt Request / Loss of Signal. Programmable (default: INTREQ). The INTCR:LOS bit determines whether the pin is indicates interrupt requests or loss of signal (i.e. loss of selected reference). INTCR:LOS=0: INTREQ mode The behavior of this pin is configured in the INTCR register. Polarity can be active-high or active-low. Drive action can be push-pull or open-drain. The pin can also be configured as a general-purpose output if the interrupt request function is not needed. INTCR:LOS=1: LOS mode This pin indicates the real-time state of the selected reference activity monitor (see section 7.5.3). This function is most useful when external switching mode (section 7.6.5) is enabled (MCR10:EXTSW=1).

Confidential. Document Issued Under Non-Disclosure Agreement. Confidential. Document Issued Under Non-Disclosure Agreement.

Table 6-4. SPI Bus Mode Pin DescriptionsSee section 7.10 for functional description and section 10.4 for timing specifications.

Pin Name ⁽¹⁾	Type ⁽²⁾	Pin Description
CS	I _{PU}	Chip Select. This pin must be asserted (low) to read or write internal registers.
SCLK	1	Serial Clock. SCLK is always driven by the SPI bus master.
SDI	I	Serial Data Input. The SPI bus master transmits data to the device on this pin.
SDO	0	Serial Data Output. The device transmits data to the SPI bus master on this pin.
СРНА	I	Clock Phase See Figure 7-4. 0 = data is latched on the leading edge of the SCLK pulse 1 = data is latched on the trailing edge of the SCLK pulse

Table 6-5. JTAG Interface Pin DescriptionsSee section 9 for functional description and section 10.5 for timing specifications.

Pin Name ⁽¹⁾	Type ⁽²⁾	Pin Description
		JTAG Test Reset (active low).
JTRST	l _{PU}	Asynchronously resets the test access port (TAP) controller. If not used, JTRST can be held low or high.
		JTAG Clock,
JTCLK	I	Shifts data into JTDI on the rising edge and out of JTDO on the falling edge. If not used, JTCLK
		can be held low or high.
	_	JTAG Test Data Input.
JTDI	I _{PU}	Test instructions and data are clocked in on this pin on the rising edge of JTCLK. If not used, JTDI can be held low or high.
		JTAG Test Data Output.
JTDO	O ₃	Test instructions and data are clocked out on this pin on the falling edge of JTCLK. If not used,
		leave floating.
		JTAG Test Mode Select.
JTMS	I _{PU}	Sampled on the rising edge of JTCLK and is used to place the port into the various defined
		IEEE 1149.1 states. If not used connect to VDDIO or leave floating.

Table 6-6. Power Supply Pin Descriptions

		.,
Pin Name ⁽¹⁾	Type ⁽²⁾	Pin Description
VDD	Р	Core Power Supply. 1.8V ±10%.
VDDIO	Р	I/O Power Supply. 3.3V ±5%.
VSS	Р	Ground Reference .
AVDD_DL	Р	Power Supply for OC6 Digital Logic. 1.8V ±10%.
AVSS_DL	Р	Return for OC6 Digital Logic.
VDD_OC6	Р	Power Supply for Differential Output OC6POS/NEG. 1.8V ±10%.
VSS_OC6	Р	Return for LVDS Differential Output OC6POS/NEG.
AVDD_PLL1	Р	Power Supply for Master Clock Generator APLL. 1.8V ±10%.
AVSS_PLL1	Р	Return for Master Clock Generator APLL.
AVDD_PLL2	Р	Power Supply for T0 APLL. 1.8V ±10%.
AVSS_PLL2	Р	Return for T0 APLL.
AVDD_PLL3	Р	Power Supply for T4 APLL. 1.8V ±10%.
AVSS_PLL3	Р	Return for T4 APLL.
AVDD_PLL4	Р	Power Supply for T0 APLL2. 1.8V ±10%.
AVSS_PLL4	Р	Return for T0 APLL2.

Note 1: All pin names with an overbar (e.g. \overline{RST}) are active low.

All pins, except power and analog pins, are CMOS/TTL unless otherwise specified in the pin description.

PIN TYPES

I = input pin

I_{DIFF} = input pin that is LVDS/LVPECL differential signal compatible

 I_{PD} = input pin with internal 50k Ω pull-down

 I_{PU} = input pin with internal 50k Ω pull-up

I/O = input/output pin

 IO_{PD} = input/output pin with internal $50k\Omega$ pull-down IO_{PU} = input/output pin with internal $50k\Omega$ pull-up

O = output pin

O₃ = output pin that can tri-stated (i.e. placed in a high-impedance state) O_{DIFF} = output pin that is LVDS/LVPECL differential signal compatible

P = power-supply pin

Note 3: All digital pins, except OCn, are I/O pins in JTAG mode. OCn pins do not have JTAG functionality.

7 FUNCTIONAL DESCRIPTION

7.1 Overview

The DS3105 has five input clocks and two output clocks. There are two separate DPLLs in the device: the high-performance T0 DPLL and the simpler T4 DPLL. The T0 DPLL can generate output clocks, the T4 DPLL can be used to monitor inputs for frequency and phase. See Figure 3-1.

Three of the input clock pins are single-ended and can accept clock signals from 2 kHz to 125 MHz. The other two are differential inputs that can accept clock signals up to 156.25 MHz. The differential inputs can be configured to accept differential LVDS or LVPECL signals or single-ended CMOS/TTL signals.

Each input clock can be monitored continually for activity, and each can be marked unavailable or given a priority number. Separate input priority numbers are maintained for the T0 DPLL and the T4 DPLL. Except in special modes, the highest priority valid input is automatically selected as the reference for the T0 DPLL. SRFAIL is set or cleared based on activity and/or frequency of the selected input.

Both the T0 DPLL and the T4 DPLL can directly lock to many common telecom and datacom frequencies, including, but not limited to 8 kHz, DS1, E1, 10 MHz, 19.44 MHz, and 38.88 MHz as well as Ethernet frequencies including 25 MHz, 62.5 MHz, 125 MHz and 156.25 MHz. The DPLLs can also lock to multiples of the standard direct-lock frequencies including 8 kHz.

The T0 DPLL is the high-performance path with all the features needed for synchronizing a line card to dual redundant system timing cards. The T4 DPLL can be used to monitor input clock signals but it can not drive any output clocks. The T4 APLL is always connected to the T0 DPLL to provide low-jitter output frequencies from the T0 DPLL. There is also a dedicated low-jitter APLL output that operates at 312.5 MHz for 10G Ethernet applications.

Using the optional PLL bypass, the T4 selected reference, after any frequency division, can be directly output on either of the OC3 or OC6 output clock pins.

Both DPLLs have these features:

- Automatic reference selection based on input activity and priority
- Manual reference selection/forcing
- Adjustable PLL characteristics, including bandwidth, pull-in range, and damping factor
- Ability to lock to several common telecom and ethernet frequencies plus multiples of any standard direct lock frequency.
- Six bandwidth selections from 18 Hz to 400 Hz

The T0 DPLL has these additional features not available in the T4 DPLL:

- A full state machine for automatic transitions among free-run, locked, and holdover states
- Optional manual reference switching mode
- Non-revertive reference switching mode
- Phase build-out for reference switching ("hitless")
- Output vs. input phase offset control
- Noise rejection circuitry for low-frequency references
- Output phase alignment to input frame sync signal
- Instant digital one-second averaging and free-run holdover modes
- Frequency conversion between input and output using digital frequency synthesis

The T4 DPLL has these additional features not available in the T0 DPLL:

• Optional mode to measure the phase difference between two input clocks

Typically the internal state machine controls the T0 DPLL, but manual control by system software is also available. The T4 DPLL has a simpler state machine that software can not directly control. In either DPLL, however, software can override the DPLL logic using manual reference selection.

The outputs of the T0 DPLL can be connected to seven output DFS engines. See Figure 7-1. Three of these output DFS engines are associated with high-speed APLLs that multiply the DPLL clock rate and filter DPLL output jitter.

The outputs of the APLLs are divided down to make a wide variety of possible frequencies available at the output clock pins. The output frequencies from the T0 DPLL can be synchronized to an input 2, 4 or 8 kHz sync signal (SYNC1, SYNC2 or SYNC3 input pins).

The OC3 and OC6 output clocks can be configured for a variety of different frequencies that are frequency and phase locked to the T0 DPLL. The OC6 output is LVDS/LVPECL. The OC3 output is CMOS. Altogether more than 60 output frequencies are possible, ranging from 2 kHz to 312.5 MHz. The FSYNC output clock is always 8 kHz, and the MFSYNC output clock is always 2 kHz.

7.2 Device Identification and Protection

The 16-bit read-only ID field in the ID1 and ID2 registers is set to 0C21h = 3105 decimal. The device revision can be read from the REV register. Contact the factory to interpret this value and determine the latest revision. The register set can be protected from inadvertent writes using the PROT register.

7.3 Local Oscillator and Master Clock Configuration

The T0 DPLL, the T4 DPLL and the output DFS engines operate from a 204.8 MHz master clock. The master clock is synthesized from a 12.800 MHz clock originating from a local oscillator attached to the REFCLK pin. The stability of the T0 DPLL in freerun or holdover is equivalent to the stability of the local oscillator. Selection of an appropriate local oscillator is therefore of crucial importance if the telecom standards listed in Table 1-1 are to be met. Simple XOs can be used in less stringent cases, but TCXOs or even OCXOs may be required in the most demanding applications. Careful evaluation of the local oscillator component is necessary to ensure proper performance. Contact Dallas/Maxim at telecom.support@dalsemi.com for recommended oscillators.

The stability of the local oscillator is very important, but its absolute frequency accuracy is less important because the DPLLs can compensate for frequency inaccuracies when synthesizing the 204.8 MHz master clock from the local oscillator clock. The MCLKFREQ field in registers MCLK1 and MCLK2 specifies the frequency adjustment to be applied. The adjust can be from –771 ppm to +514 ppm in 0.0196229 ppm (i.e. ~0.02 ppm) steps.

7.4 Input Clock Configuration

The DS3105 has five input clocks, IC3 to IC6 and IC9. Table 7-1 provides summary information about each clock, including signal format and available frequencies. The device tolerates a wide range of duty cycles on input clocks, out to a minimum high time or minimum low time of 3 ns or 30% of the clock period, whichever is smaller.

7.4.1 Signal Format Configuration

Inputs with CMOS/TTL signal format accept both TTL and 3.3V CMOS levels. One key configuration bit that affects the available frequencies is the SONSDH bit in MCR3. When SONSDH=1 (SONET mode), the 1.544 MHz frequency is available. When SONSDH=0 (SDH mode), the 2.048 MHz frequency is available. During reset the default value of this bit is latched from the SONSDH pin.

Input clocks IC5 and IC6 can be configured to accept LVDS, LVPECL, or CMOS/TTL signals by using the proper set of external components. The recommended LVDS termination is shown in Figure 10-1 while the recommended LVPECL termination is shown in Figure 10-2. The electrical specifications for these inputs are listed in Table 10-4. To configure these differential inputs to accept single-ended CMOS/TTL signals, use a voltage divider to bias the ICxNEG pin to approximately 1.4V and connect the single-ended signal to the ICxPOS pin. If a differential input is not used it should be left floating (one input is internally pulled high and the other internally pulled low). (See also MCR5:IC5SF and IC6SF.)

Table 7-1. Input Clock Capabilities

Input Clock	Signal Formats	Frequencies	Default Frequency
IC3	CMOS / TTL	up to 125 MHz ⁽¹⁾	8 kHz
IC4	CMOS / TTL	up to 125 MHz ⁽¹⁾	8 kHz
IC5	LVDS / LVPECL or CMOS/TTL	up to 156.25 MHz (2)	19.44 MHz
IC6	LVDS / LVPECL or CMOS/TTL	up to 156.25 MHz (2)	19.44 MHz
IC9	CMOS / TTL	up to 125 MHz ⁽¹⁾	19.44 MHz

- Note 1: Available frequencies for CMOS/TTL input clocks are: 2 kHz, 4 kHz, 8 kHz, 1.544 MHz (SONET mode), 2.048 MHz (SDH mode), 6.312 MHz, 6.48 MHz, 19.44 MHz, 25.0 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 62.5 MHz, 77.76 MHz, and any multiple of 2 kHz up to 125MHz.
- Note 2: Available frequencies for LVDS/LVPECL input clocks include all CMOS/TTL frequencies in Note 1 plus any multiple of 8 kHz up to 155.52 MHz and 156.25 MHz.

7.4.2 Frequency Configuration

Input clock frequencies are configured in the FREQ field of the ICR registers. The DIVN and LOCK8K bits of these same registers specify the locking frequency mode, as shown in Table 7-2.

Table 7-2. Locking Frequency Modes

DIVN	LOCK8K	Locking Frequency Mode
0	0	Direct Lock mode
0	1	LOCK8K mode
1	0	DIVN mode
1	1	Alternate Direct Lock mode

7.4.2.1 Direct Lock Mode

In direct lock mode, the DPLLs lock to the selected reference at the frequency specified in the corresponding ICR register. Direct lock mode can only be used for input clocks with these specific frequencies: 2 kHz, 4 kHz, 8 kHz, 1.544 MHz, 2.048 MHz, 5 MHz, 6.312 MHz, 6.48 MHz, 19.44 MHz, 25.92 MHz, 31.25 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz and 155.52 MHz. For the 155.52 MHz case, the input clock is internally divided by two, and the DPLL direct-locks at 77.76 MHz. The DIVN mode can be used to divide an input down to any of these frequencies except 155.52 MHz.

MTIE figures may be marginally better in direct lock mode because the higher frequencies allow more frequent phase updates.

7.4.2.2 Alternate Direct Lock Mode

Alternate direct lock mode is the same as direct lock mode except an alternate list of direct lock frequencies is used (see the FREQ field definition in the ICR register description). The alternate frequencies are included to support clock rates found in Ethernet, CMTS, wireless and GPS applications. The alternate frequencies are: 10 MHz, 25 MHz, 62.5 MHz, 125 MHz and 156.25 MHz. The frequencies 62.5 MHz, 125 MHz and 156.25 MHz are internally divided down to 31.25 MHz, while 10 MHz and 25 MHz are internally divided down to 5 MHz.

7.4.2.3 LOCK8K Mode

In LOCK8K mode, an internal divider is configured to divide the selected reference down to 8 kHz. The DPLL locks to the 8 kHz output of the divider. LOCK8K mode can only be used for input clocks with the standard direct lock frequencies: 8 kHz, 1.544 MHz, 2.048 MHz, 5 MHz, 6.312 MHz, 6.48 MHz, 19.44 MHz, 25.0 MHz, 25.92 MHz, 31.25 MHz, 38.88 MHz, 51.84 MHz, 62.5 MHz, 77.76 MHz and 155.52 MHz. LOCK8K mode is enabled for a particular input clock by setting the LOCK8K bit in the corresponding ICR register.

LOCK8K mode gives a greater tolerance to input jitter when the multi-cycle phase detector is disabled because it uses lower frequencies for phase comparisons. The clock edge to lock to on the selected reference can be

configured using the 8KPOL bit in the TEST1 register. For 2 kHz and 4 kHz clocks the LOCK8K bit is ignored and direct-lock mode is used.

7.4.2.4 DIVN Mode

In DIVN mode, an internal divider is configured from the value stored in the DIVN registers. The DIVN value must be chosen so that when the selected reference is divided by DIVN+1, the resulting clock frequency is the same as the standard direct lock frequency selected in the FREQ field of the ICR register. The DPLL locks to the output of the divider. DIVN mode can only be used for input clocks whose frequency is less than or equal to 155.52 MHz. The DIVN register field can range from 0 to 65,535 inclusive. The same DIVN+1 factor is used for all input clocks configured for DIVN mode. Note that although the DIVN divider is able to divide down clock rates as high as 155.52 MHz, the CMOS/TTL inputs are only rated for a maximum clock rate of 125 MHz.

7.5 Input Clock Monitoring

Each input clock is continuously monitored for activity. Activity monitoring is described in sections 7.5.2 and 7.5.3. The valid/invalid state of each input clock is reported in the corresponding real-time status bit in registers VALSR1 or VALSR2. When the valid/invalid state of a clock changes, the corresponding latched status bit is set in registers MSR1 or MSR2, and an interrupt request occurs if the corresponding interrupt enable bit is set in registers IER1 or IER2. Input clocks marked invalid cannot be automatically selected as the reference for either DPLL.

7.5.1 Frequency Monitoring

The DS3105 monitors the frequency of each input clock and invalidates any clock whose frequency is more than 10,000 ppm away from nominal. The frequency range monitor can be disabled by clearing the MCR1.FREN bit. The frequency range measurement uses the internal 204.8 MHz master clock as the frequency reference.

7.5.2 Activity Monitoring

Each input clock is monitored for activity and proper behavior using a leaky bucket accumulator. A leaky bucket accumulator is similar to an analog integrator: the output amplitude increases in the presence of input events and gradually decays in the absence of events. When events occur infrequently, the accumulator value decays fully between events and no alarm is declared. When events occur close enough together, the accumulator increments faster than it can decay and eventually reaches the alarm threshold. After an alarm has been declared, if events occur infrequently enough, the accumulator can decay faster than it is incremented and eventually reaches the alarm clear threshold. The leaky bucket events come from the frequency range and fast activity monitors.

The leaky bucket accumulator for each input clock can be assigned one of four configurations (0 through 3) in the BUCKET field of the ICR registers. Each leaky bucket configuration has programmable size, alarm declare threshold, alarm clear threshold, and decay rate, all of which are specified in the LBxy registers.

Activity monitoring is divided into 128-ms intervals. The accumulator is incremented once for each 128ms interval in which the input clock is inactive for more than two cycles (more than four cycles for 155.52 MHz, 156.25 MHz, 125 MHz, 62.5 MHz, 25 MHz and 10 MHz input clocks). Thus the "fill" rate of the bucket is at most 1 unit per 128 ms, or approximately 8 units/second. During each period of 1, 2, 4 or 8 intervals (programmable), the accumulator decrements if no irregularities occur. Thus the "leak" rate of the bucket is approximately 8, 4, 2 or 1 units/second. A leak is prevented when a fill event occurs in the same interval.

When the value of an accumulator reaches the alarm threshold (LBxU register), the corresponding ACT alarm bit is set to 1 in the ISR registers, and the clock is marked invalid in the VALSR registers. When the value of an accumulator reaches the alarm clear threshold (LBxL register), the activity alarm is cleared by clearing the clock's ACT bit. The accumulator cannot increment past the size of the bucket specified in the LBxS register. The decay rate of the accumulator is specified in the LBxD register. The values stored in the leaky bucket configuration registers must have the following relationship at all times: LBxS >= LBxU > LBxL.

When the leaky bucket is empty, the minimum time to declare an activity alarm in seconds is LBxU / 8 (where the 'x' in 'LBxU' is the leaky bucket configuration number, 0 to 3). The minimum time to clear an activity alarm in seconds is $2^LBxD * (LBxS - LBxL) / 8$. As an example, assume LBxU = 8, LBxL = 1, LBxS = 10 and LBxD = 0. The minimum time to declare an activity alarm would be 8 / 8 = 1 second. The minimum time to clear the activity alarm would be $2^0 * (10 - 1) / 8 = 1.125$ seconds.

7.5.3 Selected Reference Activity Monitoring

The input clock that each DPLL is currently locked to is called the selected reference. The quality of a DPLL's selected reference is exceedingly important, since missing cycles and other anomalies on the selected reference can cause unwanted jitter, wander or frequency offset on the output clocks. When anomalies occur on the selected reference they must be detected as soon as possible to give the DPLL opportunity to temporarily disconnect from the reference until the reference is available again. By design, the regular input clock activity monitor (section 7.5.2) is too slow to be suitable for monitoring the selected reference. Instead, each DPLL has its own fast activity monitor that detects that the frequency is within range (approximately 10,000 ppm) and detects inactivity within approximately two missing reference clock cycles (approximately four missing cycles for 156.25 MHz, 155.52 MHz, 125 MHz, 62.5 MHz, 25 MHz and 10 MHz references).

When the T0 DPLL detects a no-activity event, it immediately enters mini-holdover mode to isolate itself from the selected reference and sets the SRFAIL latched status bit in MSR2. The setting of the SRFAIL bit can cause an interrupt request if the corresponding enable bit is set in IER2. If MCR10:SRFPIN=1, the SRFAIL output pin follows the state of the SRFAIL status bit. Optionally, a no-activity event can also cause an ultra-fast reference switch (see section 7.6.4). When PHLIM1:NALOL=0 (default), the T0 DPLL does not declare loss-of-lock during no-activity events. If the selected reference becomes available again before any alarms are declared by the activity monitor, then the T0 DPLL continues to track the selected reference using nearest-edge locking (±180°) to avoid cycle slips. When NALOL=1, the T0 DPLL declares loss-of-lock during no-activity events. This causes the T0 DPLL state machine to transition to the loss-of-lock state, which sets the MSR2:STATE bit and causes an interrupt request if enabled. If the selected reference becomes available again before any alarms are declared by the activity monitor, then the T0 DPLL tracks the selected reference using phase/frequency locking (±360°) until phase lock is reestablished.

When the T4 DPLL detects a no-activity event, its behavior is similar to the T0 DPLL with respect to the PHLIM1:NALOL control bit. Unlike the T0 DPLL, however, the T4 DPLL does not set the SRFAIL status bit. If NALOL=1, the T4 DPLL clears the OPSTATE:T4LOCK status bit, which sets MSR3:T4LOCK and causes an interrupt request if enabled.

7.6 Input Clock Priority, Selection and Switching

7.6.1 Priority Configuration

During normal operation, the selected reference for the T0 DPLL is chosen automatically based on the priority rankings assigned to the input clocks in the input priority registers (IPR2, IPR3 and IPR5). Each of these registers has priority fields for one or two input clocks. When T4T0=0 in the MCR11 register, the IPR registers specify the input clock priorities for the T0 DPLL. When T4T0=1, they have no meaning. The default input clock priorities are shown in Table 7-3.

There is an inter-lock mechanism between IC3 and IC5 and between IC4 and IC6 so that only two of the inputs can be automatically selected. When IPR2.PRI3 is written with a priority other than 0, IPR3.PRI5 is automatically set to 0. When IPR3.PRI5 is written with a priority other than 0, IPR2.PRI3 is automatically set to 0. When IPR3.PRI6 is written with a priority other than 0, IPR3.PRI6 is automatically set to 0. When IPR3.PRI6 is written with a priority other than 0, IPR2.PRI4 is automatically set to 0.

Any unused input clock should be given the priority value 0, which disables the clock and marks it as unavailable for selection. Priority 1 is highest while priority 15 is lowest. The same priority can be given to two or more clocks.

Table 7-3. Default Input Clock Priorities

	T0 DPLL
Input Clock	Default Priority
IC3	2
IC4	3
IC5	0 (off)
IC6	0 (off)
IC9	5

7.6.2 Automatic Selection Algorithm

The real-time valid/invalid state of each input clock is maintained in the VALSR1 and VALSR2 registers. The selected reference can be marked invalid for phase lock, frequency or activity. Other input clocks can be invalidated for frequency or activity.

The reference selection algorithm for the T0 DPLL chooses the highest-priority valid input clock to be the selected reference. To select the proper input clock based on these criteria, the selection algorithm maintains a priority table of valid inputs. The top three entries in this table and the selected reference are displayed in the PTAB1 and PTAB2 registers. When T4T0=0 in the MCR11 register, these registers indicate the highest priority input clocks for the T0 DPLL. When T4T0=1, they have no meaning.

If two or more input clocks are given the same priority number then those inputs are prioritized among themselves using a fixed circular list. If one equal-priority clock is the selected reference but becomes invalid then the next equal-priority clock in the list becomes the selected reference. If an equal-priority clock that is not the selected reference becomes invalid, it is simply skipped over in the circular list. The selection among equal-priority inputs is inherently non-revertive, and revertive switching mode (see next paragraph) has no effect in the case where multiple equal-priority inputs have the highest priority.

An important input to the selection algorithm for the T0 DPLL is the REVERT bit in the MCR3 register. In revertive mode (REVERT=1), if an input clock with a higher priority than the selected reference becomes valid, the higher-priority reference immediately becomes the selected reference. In non-revertive mode (REVERT=0), the higher-priority reference does not immediately become the selected reference but does become the highest-priority reference in the priority table (REF1 field in the PTAB1 register). (The selection algorithm always switches to the highest-priority valid input when the selected reference goes invalid, regardless of the state of the REVERT bit.) For many applications, non-revertive mode is preferred for the T0 DPLL because it minimizes disturbances on the output clocks due to reference switching.

In non-revertive mode, planned switchover to a newly-valid higher-priority input clock can be done manually under software control. The validation of the new higher-priority clock sets the corresponding status bit in the MSR1 or MSR2 register, which can drive an interrupt request on the INTREQ pin if needed. System software can then respond to this change of state by briefly enabling revertive mode (toggling REVERT high then back low) to drive the switchover to the higher-priority clock.

7.6.3 Forced Selection

The T0FORCE field in the MCR2 register and the T4FORCE field in the MCR4 register provide a way to force a specified input clock to be the selected reference for the T0 and T4 DPLLs, respectively. In both T0FORCE and T4FORCE, values of 0 and 15 specify normal operation with automatic reference selection. Values from 3 to 6 and 9 specify the input clock to be the forced selection; other values will cause no input to be selected. Internally, forcing is accomplished by giving the specified clock the highest priority (as specified in PTAB1:REF1). In revertive mode (MCR3:REVERT=1) the forced clock automatically becomes the selected reference (as specified in PTAB1:SELREF) as well. In nonrevertive mode (T0 DPLL only) the forced clock only becomes the selected reference when the existing selected reference is invalidated or made unavailable for selection. In both revertive and nonrevertive modes when an input is forced to be the highest priority, the normal highest priority input (when no input is forced) is listed as the second-highest priority (PTAB2:REF2) and the normal second-highest priority input is listed as the third-highest priority (PTAB2:REF3).

When the T4 DPLL is used to measure the phase difference between the T0 DPLL selected reference and another reference input by setting the T0CR1:T4MT0 bit, the T4FORCE field in the MCR4 register can be used to select the other reference input.

7.6.4 Ultra-Fast Reference Switching

By default, disqualification of the selected reference and switchover to another reference occurs when the activity monitor's inactivity alarm threshold has been crossed, a process that takes on the order of hundreds of milliseconds or seconds. For the T0 DPLL, an option for extremely fast disqualification and switchover is also available. When ultra-fast switching is enabled (MCR10:UFSW = 1), if the fast activity monitor detects approximately two missing clock cycles it declares the reference failed by forcing the leaky bucket accumulator to its upper threshold (see section 7.5.2) and initiates reference switching. This is in addition to setting the SRFAIL latched status bit in MSR2 and optionally generating an interrupt request, as described in section 7.5.3. When ultra-fast switching occurs, the T0 DPLL transitions to the Pre-locked 2 state, which allows switching to occur faster by bypassing the Loss-of-Lock state. The device should be in non-revertive mode when ultra-fast switching is enabled. If the device is in revertive mode, ultra-fast switching could cause excessive reference switching when the highest priority input is intermittent.

7.6.5 External Reference Switching Mode

In this mode the SRCSW input pin controls reference switching between two clock inputs. This mode is enabled by setting the EXTSW bit to 1 in the MCR10 register. In this mode, if the SRCSW pin is high, the T0 DPLL is forced to lock to input IC3 (if the priority of IC3 is non-zero in IPR2) or IC5 (if the priority of IC3 is zero) whether or not the selected input has a valid reference signal. If the SRCSW pin is low the T0 DPLL is forced to lock to input IC4 (if the priority of IC4 is non-zero in IPR2) or IC6 (if the priority of IC4 is zero) whether or not the selected input has a valid reference signal. During reset the default value of the EXTSW bit is latched from the SRCSW pin. If external reference switching mode is enabled during reset, the default frequency tolerance (DLIMIT registers) is configured to ± 80 ppm rather than the normal default of ± 9.2 ppm.

In external reference switching mode the device is simply a clock switch, and the T0 DPLL is forced to lock onto the selected reference whether it is valid or not. Unlike forced reference selection (section 7.6.3) this mode controls the PTAB1:SELREF field directly and is therefore not affected by the state of the MCR3:REVERT bit. During external reference switching mode, only PTAB1:SELREF is affected; the REF1, REF2 and REF3 fields in the PTAB registers continue to indicate the highest, second-highest, and third-highest priority valid inputs chosen by the automatic selection logic. External reference switching mode only affects the T0 DPLL.


7.6.6 Output Clock Phase Continuity During Reference Switching

If phase build out is enabled (PBOEN = 1 in MCR10) or the DPLL frequency limit (DLIMIT) is set to less than ± 30 ppm then the device always complies with the GR-1244-CORE requirement that the rate of phase change must be less than 81 ns per 1.326 ms during reference switching.

7.7 DPLL Architecture and Configuration

Both the T0 DPLL and T4 DPLL are digital PLLs. The T0 DPLL has separate analog PLLs (APLLs) as output stages as well as some outputs that are not cleaned up by an APLL. This architecture combines the benefits of both PLL types. See Figure 7-1.

Figure 7-1. DPLL Block Diagram



Digital PLLs have two key benefits: (1) stable, repeatable performance that is insensitive to process variations, temperature and voltage, and (2) flexible behavior that is easily programmed via configuration registers. DPLLs use digital frequency synthesis (DFS) to generate various clocks. In DFS a high-speed master clock (204.8 MHz) is multiplied up from the 12.800 MHz local oscillator clock applied to the REFCLK pin. This master clock is then digitally divided down to the desired output frequency. The DFS output clock has jitter of about 1 nsec pk-pk.

The analog PLLs filter the jitter from the DPLLs, reducing the 1 ns pk-pk jitter to less than 0.5 ns pk-pk and 60 ps RMS, typical, measured broadband (10 Hz to 1 GHz).

The DPLLs in the device are configurable for many PLL parameters including bandwidth, damping factor, input frequency, pull-in/hold-in range, input-to-output phase offset, phase build-out, and more. No knowledge of loop equations or gain parameters is required to configure and operate the device. No external components are required for the DPLLs or the APLLs except the high-quality local oscillator connected to the REFCLK pin.

The T0 DPLL has a full free-run/locked/holdover state machine and full programmability. The secondary T4 DPLL can be used to measure frequency and phase of inputs but can not supply output clock signals.

7.7.1 T0 DPLL State Machine

The T0 DPLL has three main timing modes: locked, holdover and free-run. The control state machine for the T0 DPLL has states for each timing mode as well as three temporary states: pre-locked, pre-locked 2 and loss-of-lock. The state transition diagram is shown in Figure 7-2. Descriptions of each state are given in the paragraphs below. During normal operation the state machine controls state transitions. When necessary, however, the state can be forced using the T0STATE field of the MCR1 register.

Whenever the T0 DPLL changes state, the STATE bit in MSR2 is set, which can cause an interrupt request if enabled. The current T0 DPLL state can be read from the T0STATE field of the OPSTATE register.

7.7.1.1 Free-Run State

Free-run mode is the reset default state. In free-run all output clocks are derived from the 12.800 MHz local oscillator attached to the REFCLK pin. The frequency of each output clock is a specific multiple of the local oscillator. The frequency accuracy of each output clock is equal to the frequency accuracy of the master clock, which can be calibrated using the MCLKFREQ field in registers MCLK1 and MCLK2 (see section 7.3). The state machine transitions from free-run to the pre-locked state when at least one input clock is valid.

7.7.1.2 Prelocked State


The pre-locked state provides a 100-second period (default value of PHLKTO register) for the DPLL to lock to the selected reference. If phase lock (see section 7.7.6) is achieved for 2 seconds during this period then the state machine transitions to locked mode.

If the DPLL fails to lock to the selected reference within the phase-lock time-out period specified by PHLKTO then a phase lock alarm is raised (corresponding LOCK bit set in the ISR register), invalidating the input (ICn bit goes low in VALSR registers). If another input clock is valid then the state machine re-enters the pre-locked state and tries to lock to the alternate input clock. If no other input clocks are valid for two seconds, then the state machine transitions back to the free-run state.

In revertive mode (REVERT=1 in MCR3), if a higher-priority input clock becomes valid during the phase-lock timeout period then the state machine re-enters the pre-locked state and tries to lock the higher-priority input.

If a phase-lock time-out period longer than 100 seconds is required for locking, then the PHLKTO register must be configured accordingly.

Figure 7-2. T0 DPLL State Transition Diagram



Notes:

- · An input clock is valid when it has no activity alarm and no phase lock alarm (see the VALSR registers and the ISR registers).
- All input clocks are continuously monitored for activity.
- · Only the selected reference is monitored for loss of lock.
- Phase lock is declared internally when the DPLL has maintained phase lock continuously for approximately 1 to 2 seconds.
- To simply the diagram, the phase-lock time-out period is always shown as 100s, which is the default value of the PHLKTO register. Longer or shorter time-out periods can be specified as needed by writing the appropriate value to the PHLKTO register.
- · When selected reference is invalid and the DPLL is not in freerun or holdover, the DPLL is in a temporary holdover state.

7.7.1.3 Locked State

The T0 DPLL state machine can reach the locked state from the pre-locked, pre-locked 2 or loss-of-lock states when the DPLL has locked to the selected reference for at least two seconds (see section 7.7.6). In the locked state the output clocks track the phase and frequency of the selected reference.

If the MCR1.LOCKPIN bit is set, the LOCK pin is driven high when the T0 DPLL is in the Locked state.

While in the locked state, if the selected reference is so impaired that an activity alarm is raised (corresponding ACT bit set in the ISR register), then the selected reference is invalidated (ICn bit goes low in VALSR registers), and the state machine immediately transitions to either the pre-locked 2 state (if another valid input clock is available) or, after being invalid for 2 seconds, to the holdover state (if no other input clock is valid).

If loss-of-lock (see section 7.7.6) is declared while in the locked state then the state machine transitions to the loss-of-lock state.

7.7.1.4 Loss-of-Lock State

When the loss-of-lock detectors (see section 7.7.6) indicate loss of phase lock, the state machine immediately transitions from the locked state to the loss-of-lock state. In the loss-of-lock state the DPLL tries for 100 seconds (default value of PHLKTO register) to regain phase lock. If phase lock is regained during that period for more than 2 seconds then the state machine transitions back to the locked state.

If, during the phase-lock time-out period specified by PHLKTO, the selected reference is so impaired that an activity alarm is raised (corresponding ACT bit set in the ISR registers), then the selected reference is invalidated (ICn bit goes low in VALSR registers), and after being invalid for 2 seconds the state machine transitions to either the pre-locked 2 state (if another valid input clock is available) or the holdover state (if no other input clock is valid).

If phase lock cannot be regained by the end of the phase-lock time-out period then a phase lock alarm is raised (corresponding LOCK bit set in the ISR registers), the selected reference is invalidated (ICn bit goes low in VALSR registers), and the state machine transitions to either the pre-locked 2 state (if another valid input clock is available) or, after being invalid for 2 seconds, to the holdover state (if no other input clock is valid).

7.7.1.5 Prelocked 2 State

The pre-locked and pre-locked 2 states are similar. The pre-locked 2 state provides a 100-second period (default value of PHLKTO register) for the DPLL to lock to the new selected reference. If phase lock (see section 7.7.6) is achieved for more than 2 seconds during this period then the state machine transitions to locked mode.

If the DPLL fails to lock to the new selected reference within the phase-lock time-out period specified by PHLKTO then a phase lock alarm is raised (corresponding LOCK bit set in the ISR registers), invalidating the input (ICn bit goes low in VALSR registers). If another input clock is valid then the state machine re-enters the pre-locked 2 state and tries to lock to the alternate input clock. If no other input clocks are valid for 2 seconds then the state machine transitions to the holdover state.

In revertive mode (REVERT=1 in MCR3), if a higher-priority input clock becomes valid during the phase-lock timeout period then the state machine re-enters the pre-locked 2 state and tries to lock to the higher-priority input.

If a phase-lock time-out period longer than 100 seconds is required for locking, then the PHLKTO register must be configured accordingly.

7.7.1.6 Holdover State

The device reaches the holdover state when it declares its selected reference invalid for 2 seconds and has no other valid input clocks available. During holdover the T0 DPLL is not phase locked to any input clock but instead generates its output frequency from stored frequency information acquired while it was in the locked state. When at least one input clock has been declared valid the state machine immediately transitions from holdover to the pre-locked 2 state and tries to lock to the highest priority valid clock.

7.7.1.6.1 Automatic Holdover

For automatic holdover (FRUNHO=0 in MCR3), the device can be further configured for instantaneous mode or averaged mode. In *instantaneous mode* (AVG=0 in HOCR3), the holdover frequency is set to the DPLL's current frequency 50 to 100 ms before entry into holdover (i.e. the value of the FREQ field in the FREQ1, FREQ2 and FREQ3 registers when MCR11:T4T0=0). The FREQ field is the DPLL's integral path and therefore is an average frequency with a rate of change inversely proportional to the DPLL bandwidth. The DPLL's proportional path is not used in order to minimize the effect of recent phase disturbances on the holdover frequency.

In averaged mode (AVG=1 in HOCR3 and FRUNHO=1 in MCR3), the holdover frequency is set to an internally averaged value. During locked operation the frequency indicated in the FREQ field is internally averaged over a one-second period. The T0 DPLL indicates that it has acquired a valid holdover value by setting the HORDY status bit in VALSR2 (real-time status) and MSR4 (latched status). If the T0 DPLL must enter holdover before the 1-second average is available, an instantaneous value 50 to 100 ms old from the integral path is used instead.

7.7.1.6.2 Free-Run Holdover

For free-run holdover (FRUNHO=1 in MCR3), the output frequency accuracy is generated with the accuracy of the external oscillator frequency. The actual frequency is the frequency of the external oscillator plus the value of the

MCLK offset specified in the MCLKFREQ field in registers MCLK1 and MCLK2 (see section 7.3). When MCR3.FRUNHO is set the HOCR3:AVG bit is ignored.

7.7.1.7 Mini-Holdover

When the selected reference fails, the fast activity monitor (section 7.5.3) isolates the T0 DPLL from the reference within one or two clock cycles to avoid adverse effects on the DPLL frequency. When this fast isolation occurs, the DPLL enters a temporary mini-holdover mode, with a frequency equal to an instantaneous value 50 to 100 ms old from the integral path of the loop filter. Mini-holdover lasts until the selected reference becomes active or the state machine enters the holdover state. If the free-run holdover mode is set (FRUNHO=1 in MCR3), the mini-holdover frequency accuracy is exactly the same as the external oscillator accuracy plus the offset set by the MCLKFREQ field in registers MCLK1 and MCLK2 (see section 7.3).

7.7.2 T4 DPLL State Machine

The T4 DPLL state machine is simpler than the T0 state machine. The T4 DPLL does not generate any output clock signals but it can be used to measure phase between two inputs and it can lock to an input to measure the frequency and possibly stability of the input.

7.7.3 Bandwidth

The bandwidth of the T4 DPLL is configured in the T4BW register to be 18 Hz to 70 Hz.

The bandwidth of the T0 DPLL is configured in the T0ABW and T0LBW registers for various values from 18 Hz to 400 Hz. The AUTOBW bit in the MCR9 register controls automatic bandwidth selection. When AUTOBW=1, the T0 DPLL uses the T0ABW bandwidth during acquisition (not phase locked) and the T0LBW bandwidth when phase locked. When AUTOBW=0 the T0 DPLL uses the T0LBW bandwidth all the time, both during acquisition and when phase locked.

When LIMINT=1 in the MCR9 register, the DPLL's integral path is limited (i.e. frozen) when the DPLL reaches minimum or maximum frequency. Setting LIMINT=1 minimizes overshoot when the DPLL is pulling in.

7.7.4 Damping Factor

The damping factor for the T0 DPLL is configured in the DAMP field of the T0CR2 register, while the damping factor of the T4 DPLL is configured in the DAMP field of the T4CR2 register. The reset default damping factors for both DPLLs are chosen to give a maximum jitter/wander gain peak of approximately 0.1 dB. Available settings are a function of DPLL bandwidth (configured in the T4BW, T0ABW and T0LBW registers). See Table 7-4.

Table 7-4. Damping Factors and Peak Jitter/Wander Gain

Bandwidth	DAMP[2:0] Value	Damping Factor	Gain Peak, dB
18 Hz	1	1.2	0.4
	2	2.5	0.2
	3, 4, 5	5	0.1
35 Hz	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4, 5	10	0.06
70 to 400 Hz	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4	10	0.06
	5	20	0.03

7.7.5 Phase Detectors

Phase detectors are used to compare a PLL's feedback clock with its input clock. Several phase detectors are available in the T0 and T4 DPLLs:

- Phase/frequency detector (PFD)
- Early/late phase detector (PD2) for fine resolution
- Multi-cycle phase detector (MCPD) for large input jitter tolerance and/or faster lock times

Confidential. Document Issued Under Non-Disclosure Agreement. Confidential. Document Issued Under Non-Disclosure Agreement.

These detectors can be used in combination to give fine phase resolution combined with large jitter tolerance. As with the rest of the DPLL logic, the phase detectors operate at input frequencies up to 77.76 MHz. The multi-cycle phase detector detects and remembers phase differences of many cycles (up to 8191 UI). When locking to 8 kHz or lower, the normal phase/frequency detectors are always used.

The T0 DPLL phase detectors can be configured for normal phase/frequency locking ($\pm 360^{\circ}$ capture) or nearest-edge phase locking ($\pm 180^{\circ}$ capture). With nearest-edge detection the phase detectors are immune to occasional missing clock cycles. The DPLL automatically switches to nearest-edge locking when the multi-cycle phase detector is disabled and the other phase detectors determine that phase lock has been achieved. Setting D180=1 in the TEST1 register disables nearest-edge locking and forces the T0 DPLL to use phase/frequency locking. The T4 DPLL always has nearest edge locking enabled.

The early/late phase detector, also known as phase detector 2, is enabled and configured in the PD2* fields of registers T0CR2 and T0CR3 for the T0 DPLL and registers T4CR2 and T4CR3 for the T4 DPLL. The reset default settings of these registers are appropriate for all operating modes. Adjustments only affect small signal overshoot and bandwidth.

The multicycle phase detector is enabled by setting MCPDEN=1 in the PHLIM2 register. The range of the MCPD—from ± 1 UI up to ± 8191 UI—is configured in the COARSELIM field of PHLIM2. The MCPD tracks phase position over many clock cycles, giving high jitter tolerance. Thus the use of the MCPD is an alternative to the use of LOCK8K mode for jitter tolerance. When a DPLL is direct locking to 8 kHz, 4 kHz or 2 kHz or in LOCK8K mode, the multi-cycle phase detector is automatically disabled.

When USEMCPD=1 in PHLIM2, the MCPD is used in the DPLL loop, giving faster pull-in but more overshoot. In this mode the loop has similar behavior to LOCK8K mode. In both cases large phase differences contribute to the dynamics of the loop. When enabled by MCPDEN=1, the MCPD tracks the phase position whether or not it is used in the DPLL loop.

When the input clock is divided before being sent to the phase detector, the divider output clock edge gets aligned to the feedback clock edge before the DPLL starts to lock to a new input clock signal or after the input clock signal has a temporary signal loss. This helps ensure locking to the nearest input clock edge which reduces output transients and decreases lock times.

7.7.6 Loss of Phase Lock Detection

Loss of phase lock can be triggered by any of the following in both the T0 and T4 DPLLs:

- The fine phase lock detector (measures phase between input and feedback clocks)
- The coarse phase lock detector (measures whole cycle slips)
- Hard frequency limit detector
- Inactivity detector

The fine phase lock detector is enabled by setting FLEN=1 in the PHLIM1 register. The fine phase limit is configured in the FINELIM field of PHLIM1.

The coarse phase lock detector is enabled by setting CLEN=1 in the PHLIM2 register. The coarse phase limit is configured in the COARSELIM field of PHLIM2. This coarse phase lock detector is part of the multi-cycle phase detector (MCPD) described in section 7.7.5. The COARSELIM field sets both the MCPD range and the coarse phase limit, since the two are equivalent. If loss of phase lock should not be declared for multiple-UI input jitter then the fine phase lock detector should be disabled and the coarse phase lock detector should be used instead.

The hard frequency limit detector is enabled by setting FLLOL=1 in the DLIMIT3 register. The hard limit for the T0 DPLL is configured in registers DLIMIT1 and DLIMIT2. The T4 DPLL hard limit is fixed at ± 80 ppm. When the DPLL frequency reaches the hard limit, loss-of-lock is declared. The DLIMIT3 register also has the SOFTLIM field to specify a soft frequency limit. Exceeding the soft frequency limit does not cause loss-of-lock to be declared. When the T0 DPLL frequency reaches the soft limit the T0SOFT status bit is set in the OPSTATE register. When the T4 DPLL frequency reaches the soft limit the T4SOFT status bit is set in OPSTATE. Both the SOFT and HARD alarm limits have hysteresis as required by GR-1244.

The inactivity detector is enabled by setting NALOL=1 in the PHLIM1 register. When this detector is enabled the DPLL declares loss-of-lock after one or two missing clock cycles on the selected reference. See section 7.5.3.

When the T0 DPLL declares loss of phase lock, the state machine immediately transitions to the loss-of-lock state, which sets the STATE bit in the MSR2 register and requests an interrupt if enabled.

When the T4 DPLL declares loss of phase lock, the T4LOCK bit is cleared in the OPSTATE register, which sets the T4LOCK bit in the MSR3 register and requests an interrupt if enabled.

7.7.7 Phase Build-Out

7.7.7.1 Automatic Phase Build-Out in Response to Reference Switching

When MCR10:PBOEN=0, phase build-out is not performed during reference switching. The T0 DPLL always locks to the selected reference at zero degrees of phase. With PBO disabled, transitions from a failed reference to the next highest priority reference and transitions from holdover or free-run to locked mode cause phase transients on output clocks as the T0 DPLL jumps from its previous phase to the phase of the new selected reference.

When MCR10:PBOEN=1, phase build-out is performed during reference switching (or exiting from holdover). With PBO enabled, if the selected reference fails and another valid reference is available then the device enters a temporary holdover state in which the phase difference between the new reference and the output is measured and fed into the DPLL loop to absorb the input phase difference. Similarly, during transitions from full-holdover, mini-holdover or free-run to locked mode, the phase difference between the new reference and the output is measured and fed into the DPLL loop to absorb the input phase difference. After a PBO event, regardless of the input phase difference, the output phase transient is less than or equal to 5 ns.

Any time that PBO is enabled it can also be frozen at the current phase offset by setting MCR10:PBOFRZ=1. When PBO is frozen the T0 DPLL ignores subsequent phase build-out events and maintains the current phase offset between inputs and outputs.

Disabling PBO while the T0 DPLL is not in the free-run or holdover states (locking or locked) will cause a phase change on the output clocks while the DPLL switches to tracking the selected reference with 0 degrees of phase error. The rate of phase change on the output clocks depends on the DPLL bandwidth. Enabling PBO (which includes un-freezing) while locking or locked also causes a PBO event.

7.7.7.2 PBO Phase Offset Adjustment

An uncertainty of up to 5 ns is introduced each time a phase build-out event occurs. This uncertainty results in a phase hit on the output. Over a large number of phase build-out events the mean error should be zero. The PBOFF register specifies a small fixed offset for each phase build-out event to skew the average error toward zero and eliminate accumulation of phase shifts in one direction.

7.7.8 Input to Output (Manual) Phase Adjustment

When phase build-out is disabled (PBOEN=0 in MCR10), the OFFSET registers can be used to adjust the phase of the T0 DPLL output clocks with respect to the selected reference when locked. Output phase offset can be adjusted over a ± 200 ns range in 6 ps increments. This phase adjustment occurs in the feedback clock so that the output clocks are adjusted to compensate. The rate of change is therefore a function of DPLL bandwidth. Simply writing to the OFFSET registers with phase build-out disabled causes a change in the input to output phase, which can be considered to be a delay adjustment. Changing the OFFSET adjustment while in free-run or holdover state will not cause an output phase offset until it exits the state and enters one of the locking states.

7.7.9 Phase Recalibration

When a phase buildout occurs, either automatic or manual, the feedback frequency synthesizer does not get an internal alignment signal to keep it aligned with the output dividers, and therefore the phase difference between input and output may become incorrect. Setting the FSCR3:RECAL bit periodically causes a recalibration process to be executed which corrects any phase error that may have occurred.

During the recalibration process the device puts the DPLL into mini-holdover, internally ramps the phase offset to zero, resets all clock dividers, ramps the phase offset to the value stored in the OFFSET registers, and then switches the DPLL out of mini-holdover. If the OFFSET registers are written during the recalibration process, the process will ramp the phase offset to the new offset value.

7.7.10 Frequency and Phase Measurement

The T4 DPLL can measure frequency by locking onto any input. It can also measure phase between the T0 selected reference and any input by setting the T0CR1.T4MT0 bit.

Accurate measurement of frequency and phase can be accomplished using the DPLLs. The T0 DPLL is always monitoring its selected reference, but the T4 DPLL can be configured as a high-resolution phase monitor. The REFCLK signal accuracy after being adjusted with MCLKFREQ is used for the frequency reference. Software can then connect the T4 DPLL to various input clocks on a rotating basis to measure phase between the T0 DPLL input and another input. See the T4FORCE field of MCR4.

DPLL frequency measurements can be read from the FREQ field spanning registers FREQ1, FREQ2 and FREQ3. This field indicates the frequency of the selected reference for either the T0 DPLL or the T4 DPLL, depending on the setting of the T4T0 bit in MCR11. This frequency measurement has a resolution of 0.0003068 ppm over a ±80 ppm range. The value read from the FREQ field is the DPLL's integral path value, which is an averaged measurement with an averaging time inversely proportional to DPLL bandwidth.

DPLL phase measurements can be read from the PHASE field spanning registers PHASE1 and PHASE2. This field indicates the phase difference seen by the phase detector for either the T0 DPLL or the T4 DPLL, depending on the setting of the T4T0 bit in MCR11. This phase measurement has a resolution of approximately 0.703 degrees and is internally averaged with a -3 dB attenuation point of approximately 100 Hz. Thus for low DPLL bandwidths the PHASE field gives input phase wander in the frequency band from the DPLL corner frequency up to 100 Hz. This information could be used by software to compute a crude MTIE measurement.

For the T0 DPLL the PHASE field always indicates the phase difference between the selected reference and the internal feedback clock. The T4 DPLL, however, can be configured to measure the phase difference between two input clocks. When T0CR1:T4MT0=1, the T4 DPLL locking capability is disabled and the T4 phase detector is configured to compare the T0 DPLL selected reference with another input by using the T4FORCE field of MCR4. This feature can be used, for example, to measure the phase difference between the T0 DPLL's selected reference and its next highest priority reference. Software could compute MTIE and TDEV with respect to the T0 DPLL selected reference for any or all of the other input clocks.

When comparing the phase of the T0 selected references and a T4 forced input by setting T0CR1:T4MT0=1, several details must be kept in mind. In this mode, the T4 path receives a copy of the T0 selected reference, either directly or through a divider to 8 kHz. If the T4 selected reference is divided down to 8 kHz using LOCK8K or DIVN modes (see section 7.4.2), then the copy of the T0 selected reference is also divided down to 8 kHz. If the T4 forced input is configured for direct-lock mode, then the copy of the T0 selected reference is not divided down and must be the same frequency as the T4 forced input. See Table 7-5 for more details. (While T0CR1:T4MT0=1 the T0 path continues to lock to the T0 selected reference in the manner specified in the corresponding ICR register.)

Table 7-5. T0 DPLL adaptation for the T4 DPLL Phase Measurement Mode

Locking Mode for T4 Forced Reference	Locking Mode for T0 Selected Reference	Locking Mode for Copy of T0 Selected Ref	Frequency of the T4 Forced Ref for T4MT0 Phase Measurement	Frequency of the T0 Selected Ref for T4MT0 Phase Measurement
LOCK8K or DIVN(8K)	DIRECT	LOCK8K	8 kHz	8 kHz
LOCK8K or DIVN(8K)	LOCK8K	LOCK8K	8 kHz	8 kHz
LOCK8K or DIVN(8K)	DIVN (8K)	DIVN	8 kHz	8 kHz
LOCK8K or DIVN(8K)	DIVN (not 8K)	DIRECT	8 kHz	8 kHz
DIVN (not 8K)	any	DIRECT	same as the T4 forced ref input frequency	same as the T0 selected ref input frequency ⁽¹⁾
DIRECT	any	DIRECT	same as the T4 forced ref input frequency	same as the T0 selected ref input frequency ⁽¹⁾

Notes:

- 1. In this case the T0 select reference must be the same frequency as the T4 selected reference.
- 2. If the T4 selected reference frequency is 8 kHz and the T0 selected reference is a different frequency, the two references can be compared by configuring the T4 forced reference for 8 kHz and LOCK8K mode. This forces the copy of the T0 selected reference to be divided down to 8 kHz using either LOCK8K or DIVN mode.
- 3. DIVN(8K) means that the FREQ field is set to 8 kHz, DIVN(not 8K) means the FREQ field is not set to 8 kHz.

7.7.11 Input Jitter Tolerance

The device is compliant with the jitter tolerance requirements of the standards listed in Table 1-1. When using the $\pm 360^{\circ}$ / $\pm 180^{\circ}$ PFD, jitter can be tolerated up to the point of eye closure. Either LOCK8K mode (see section 7.4.2.2) or the multi-cycle phase detector (see section 7.7.5) should be used for high jitter tolerance.

7.7.12 Jitter Transfer

The transfer of jitter from the selected reference to the output clocks has a programmable transfer function that is determined by the DPLL bandwidth. (See section 7.7.3.) In the T0 DPLL, the 3-dB corner frequency of the jitter transfer function can be set to any of 13 positions from 0.1 Hz to 400 Hz. In the T4 DPLL the 3-dB corner frequency of the jitter transfer function can be set to various values from 18 Hz to 70 Hz.

7.7.13 Output Jitter and Wander

Several factors contribute to jitter and wander on the output clocks, including:

- Jitter and wander amplitude on the selected reference (while in the locked state)
- The jitter transfer characteristic of the device (while in the locked state)
- The jitter and wander on the local oscillator clock signal (especially wander while in the holdover state)

The DPLL in the device has programmable bandwidth (see section 7.7.3). With respect to jitter, the DPLL behaves as a low-pass filter with a programmable pole. The bandwidth of the DPLL is low enough to strongly attenuate most jitter.

7.8 Output Clock Configuration

A total of 4 output clock pins, OC3, OC6, FSYNC and MFSYNC are available on the device. Output clocks OC3 and OC6 are individually configurable for a variety of frequencies. Output clocks FSYNC and MFSYNC are more specialized, serving as an 8 KHz frame sync (FSYNC), and a 2 KHz multi-frame sync (MFSYNC). Table 7-6 provides more detail on the capabilities of the output clock pins.

Table 7-6. Output Clock Capabilities

Output Clock	Signal Format	Frequencies Supported
OC3	CMOS/TTL	Frequency selection per section 7.8.2.3 and Table 7-7 through
OC6	LVDS/PECL	Table 7-13
OC10	CMOS/TTL	8 KHz frame sync with programmable pulse width and polarity
OC11	CIVIOS/TTL	2 KHz multiframe sync with programmable pulse width and polarity

7.8.1 Signal Format Configuration

Output clock OC6 is an LVDS compatible, LVPECL level-compatible output. The type of output can be selected or the output can be disabled using the OC6SF configuration bits in the MCR8 register. The LVPECL level-compatible mode generates a differential signal that is large enough for most LVPECL receivers. Some LVPECL receivers have a limited common mode signal range which can be accommodated for by using an AC coupled signal. The LVDS electrical specifications are listed in Table 10-5, and the recommended LVDS termination is shown in Figure 10-1. The LVPECL level-compatible electrical specifications are listed in Table 10-6, and the recommended LVPECL receiver termination is shown in Figure 10-3. These differential outputs can be easily interfaced to LVDS, LVPECL and CML inputs on neighboring ICs using a few external passive components. See Maxim App Note HFAN-1.0 for details.

Output clocks OC3, FSYNC, and MFSYNC are CMOS/TTL signal format.

7.8.2 Frequency Configuration

The frequency of output clocks OC3 and OC6 is a function of the settings used to configure the components of the T0 PLL paths. These components are shown in the detailed block diagram of Figure 7-1.

The DS3105 uses digital frequency synthesis (DFS) to generate various clocks. In DFS a high-speed master clock (204.8 MHz) is divided down to the desired output frequency by adding a number to an accumulator. The DFS output is a coding of the clock output phase which is used by a special circuit to determine where to put the edges of the output clock between the clock edges of the master clock. The edges of the output clock, however, are not ideally located in time resulting in jitter with an amplitude typically less than 1 nsec pk-pk.

7.8.2.1 T0 and T4 DPLL Details

See Figure 7-1. The T0 and T4 forward DFS blocks use the 204.8 MHz master clock and DFS technology to synthesize internal clocks from which the output and feedback clocks are derived. The T4 DPLL only has a single DFS feedback clock, whereas there are two DFS output clock signals in the T0 DPLL, one for the output clocks and one for the feedback clock.

In the T0 DPLL the feedback clock signal output handles phase build-out or any phase offset configured in the OFFSET registers. Thus the T0 DPLL output clock signals and the feedback clock signal are frequency locked but may have a phase offset. The T0 and T4 feedback DFS blocks are always connected to the T0 forward DFS and the T4 forward DFS, respectively. The feedback DFS blocks synthesize the appropriate locking frequencies for use by the phase-frequency detectors (PFDs). See section 7.4.2.

7.8.2.2 Output DFS and APLL Details

See Figure 7-1. The output clock frequencies are determined by two 2kHz/8kHz DFS blocks, two DIG12 DFS blocks and three APLL DFS blocks. The T0 APLL, the T0 APLL2 and the T4 APLL (and their output dividers) get their frequency references from three associated APLL DFS blocks. All of the output DFS blocks are connected to the T0 DPLL..

The 2K8K DFS and FSYNC DFS blocks generate both 2 kHz and 8 kHz signals which have about 1 ns pk-pk jitter. The FSYNC (8 kHz) and MFSYNC(2 kHz) signals come from the FSYNC DFS block, which is always connected to the T0 DPLL when not in independent mode (FSCR2:INDEP=1). In independent mode they will be frequency locked, but not phase aligned with the OC3 and OC6 outputs. The 2kHz and 8 kHz signals that can be output on OC3 or OC6 always come from the 2K8K DFS, which is always connected to the T0 DPLL..

Confidential. Document Issued Under Non-Disclosure Agreement. Confidential. Document Issued Under Non-Disclosure Agreement.

The DIG1 DFS can generate an NxDS1 or NxE1 signal with about 1 ns pk-pk jitter. The DIG2 DFS can generate an NxDS1, NxE1, 6.312 MHz, 10 MHz or Nx19.44 MHz clock with approximately 1 ns pk-pk jitter. The frequency of the DIG1 clock is configured by the DIG1SS bit in MCR6 and the DIG1F[1:0] field in MCR7. The frequency of the DIG2 clock is configured by the DIG2AF and DIG2SS bits in MCR6 and the DIG2F[1:0] field in MCR7. DIG1 and DIG2 can be independently configured for any of the frequencies shown in Table 7-7 and Table 7-8, respectively.

The APLL DFS blocks and their associated output APLLs and output dividers can generate many different frequencies. The APLL DFS blocks are always connected to the T0 DPLL. The T0 APLL frequencies that can be generated are listed in Table 7-10. The T0 APLL2 frequency is always 312.500 MHz. The T4 APLL frequencies that can be generated are listed in Table 7-12. The output frequencies that can be generated from the APLL circuits are listed in Table 7-9.

7.8.2.3 OC3 and OC6 Configuration

The following is a step-by-step procedure for configuring the frequencies of output clocks OC3 and OC6:

- Use Table 7-9 to select a set of output frequencies for each APLL, T0 and T4. Each APLL can only generate one set of output frequencies. (In SONET/SDH equipment the T0 APLL is typically configured for a frequency of 311.04 MHz in order to get Nx19.44 MHz output clocks for use on line cards.)
- 2. Determine from Table 7-9 the T0 and T4 APLL frequencies required for the frequency sets chosen in step 2.
- 3. Configure the T0FREQ field in register T0CR1 as shown in Table 7-10 for the T0 APLL frequency determined in step 3. Configure fields T4CR1:T4FREQ, T0CR1:T4APT0 and T0CR1:T0FT4 as shown in Table 7-12 for the T4 APLL frequency determined in step 3.

Using Table 7-9 and Table 7-13, configure the frequencies of output clocks OC3 and OC6 in the OFREQn fields of registers OCR2 and OCR4 and the AOFn bits in the OCR5 register.

Table 7-14 lists all possible frequencies for the output clocks and specifies how to configure the T0 APLL and/or the T4 APLL to obtain each frequency. Table 7-14 also indicates the expected jitter amplitude for each frequency.

Table 7-7. Digital 1 Frequencies

DIG1F[1:0] Setting in MCR7	DIG1SS Setting in MCR6	Frequency, MHz	Jitter, pk-pk nsec, typical
00	0	2.048	< 1
01	0	4.096	< 1
10	0	8.192	< 1
11	0	16.384	< 1
00	1	1.544	< 1
01	1	3.088	< 1
10	1	6.176	< 1
11	1	12.352	< 1

Table 7-8. Digital2 Frequencies

DIG2AF Setting in MCR6	DIG2F[1:0] Setting in MCR7	DIG2SS Setting in MCR6	Frequency, MHz	Jitter, pk-pk nsec, typical
1	00	0	6.312	< 1
1	10	0	10.000	<1
1	00	1	19.440	< 1
1	01	1	38.880	< 1
0	00	0	2.048	< 1
0	01	0	4.096	< 1
0	10	0	8.192	< 1
0	11	0	16.384	< 1
0	00	1	1.544	< 1
0	01	1	3.088	< 1
0	10	1	6.176	< 1
0	11	1	12.352	< 1

Table 7-9. APLL Frequency to Output Frequencies (T0 APLL and T4 APLL)

rable 7-3. AFEL Frequency to Output Frequencies (10 AFEL and 14 AFEL)											
APLL											
Frequency	APLL /	APLL/	APLL /								
	2	4	5	6	8	10	12	16	20	48	64
312.5	156.25		62.5			31.25					
311.04	155.52	77.76	62.208	51.84	38.88	31.104	25.92	19.44	15.552	6.48	4.86
274.944	137.472	68.376		45.824	34.368		22.912	17.184		5.728	4.296
250	125	62.5	50		31.25	25			12.5		
178.944	89.472	44.736		29.824	22.368	-	14.912	11.184	-	3.728	2.796
160	80	40	32	ŀ	20	16		10	8	1	2.5
148.224	74.112	37.056		24.704	18.528		12.352	9.264		3.088	2.316
131.072	65.536	32.768			16.384			8.192			2.048
122.88	61.44	30.72	24.576	20.48	15.36	12.288	10.24	7.68	6.144	2.56	1.92
104	52	26	20.8		13	10.4		6.5	5.2		
100.992	50.496	25.248		16.832	12.624	-	8.416	6.312	-	2.104	1.578
98.816	49.408	24.704		-	12.352	-		6.176	-	-	1.544
98.304	49.152	24.576		16.384	12.288	-	8.192	6.144		2.048	1.536

All frequencies in MHz. Common telecom, datacom and synchronization frequencies are in **bold** type.

Table 7-10. TO APLL Frequency Configuration

T0 APLL Frequency, MHz	T0 APLL DFS Frequency, MHz	T0 APLL Frequency Mode	T0FREQ[2:0] Setting in T0CR1	Output Jitter, pk-pk, ns, typ
311.04	77.76	77.76 MHz	000	< 0.5
311.04	77.76	77.76 MHz	001	< 0.5
98.304	24.576	12 x E1	010	< 0.5
131.072	32.768	16 x E1	011	< 0.5
148.224	37.056	24 x DS1	100	< 0.5
98.816	24.704	16 x DS1	101	< 0.5
100.992	25.248	4 x 6312 kHz	110	< 0.5
250.000	62.5	GbE ÷ 16	111	< 0.5

Table 7-11. To APLL2 Frequency Configuration

		3
T0 APLL2	T0 APLL2 DFS	Output Jitter,
Frequency, MHz	Frequency, MHz	pk-pk, ns, typ
312.500	62.500	<0.5

Table 7-12. T4 APLL Frequency Configuration

T4 APLL	T4 APLL	T4 APLL	T4APT0	T4FREQ[3:0]	T0FT4[2:0]	
Frequency,	DFS Freq,	Frequency	Setting in	Setting in	Setting in	Output Jitter,
MHz	MHz	Mode	T0CR1	T4CR1	T0CR1	pk-pk, ns, typ
Disabled	77.76	Squelched	0	0000	XXX	< 0.5
311.04	77.76	77.76 MHz	0	0001	XXX	< 0.5
98.304	24.576	12 x E1	0	0010	XXX	< 0.5
131.072	32.768	16 x E1	0	0011	XXX	< 0.5
148.224	37.056	24 x DS1	0	0100	XXX	< 0.5
98.816	24.704	16 x DS1	0	0101	XXX	< 0.5
274.944	68.736	2 x E3	0	0110	XXX	< 0.5
178.944	44.736	DS3	0	0111	XXX	< 0.5
100.992	25.248	4 x 6312 kHz	0	1000	XXX	< 0.5
250.000	62.500	GbE ÷ 16	0	1001	XXX	< 0.5
122.88	30.720	3 x 10.24	0	1010	XXX	< 0.5
160.000	40.000	4 x 10	0	1011	XXX	< 0.5
104.000	26.000	2 x 13	0	1100	XXX	< 0.5
98.304	24.576	T0 12 x E1	1	XXXX	000	< 0.5
250.000	62.500	T0 GbE ÷ 16	1	XXXX	001	< 0.5
131.072	32.768	T0 16 x E1	1	XXXX	010	< 0.5
148.224	37.056	T0 24 x DS1	1	XXXX	100	< 0.5
98.816	24.704	T0 16 x DS1	1	XXXX	110	< 0.5
100.992	25.248	T0 4 x 6312 kHz	1	XXXX	111	< 0.5

Table 7-13. OC3 and OC6 Output Frequency Selection

AOF	440	OC3	OC6	
Bit	OFREQ ⁽¹⁾	Frequency	Frequency	
0	0000	disabled	disabled	
0	0001	2 kHz	2 kHz	
0	0010	8 kHz	8 kHz	
0	0011	Digital2	T0 / 2	
0	0100	Digital1	Digital1	
0	0101	T0 / 48	T0 / 1	
0	0110	T0 / 16	T0 / 16	
0	0111	T0 / 12	T0 / 12	
0	1000	T0 / 8	T0/8	
0	1001	T0 / 6	T0/6	
0	1010	T0 / 4	T0 / 4	
0	1011	T4 / 64	T4 / 64	
0	1100	T4 / 48	T4 / 48	
0	1101	T4 / 16	T4 / 16	
0	1110	T4 / 8	T4 / 8	
0	1111	T4 / 4	T4 / 4	
1	0000	disabled	disabled	
1	0001	T0 / 64	T4 / 5	
1	0010	T4 / 20	T4 / 2	
1	0011	T4 / 12	T4 / 1	
1	0100	T4 / 10	T02 / 5	
1	0101	T4 / 5	T02 / 2	
1	0110	T4 / 2	T02 / 1	
1	0111	T4SELREF	T4SELREF	

Note 1: The value of the OFREQn field (in the OCR2 through OCR4 registers) corresponding to output clock OCn.

Table 7-14. Standard Frequencies for Programmable Outputs

Fable 7-14. Standard Frequencies f		T0 APLL	T4	APLL	0====		r (typ)
	Frequency, MHz	T0FREQ	T4FT0	T4FREQ	OFREQn	rms (ps)	pk-pk (ns)
2 kHz		101112	11110	111124	2 kHz	100	1.00
8 kHz					8 kHz	100	1.00
1.536	not OC6 from T0 APLL	12 x E1	12 x E1	12 x E1	APLL/64	50	0.50
1.544	not OC6 from DIG2				DIG1,DIG2	100	1.00
1.544	not OC6 from T0 APLL	16 x DS1	16 x DS1	16 x DS1	APLL/64	50	0.50
1.578	not OC6 from T0 APLL	4 x 6.312	4 x 6.312	4 x 6.312	APLL/64	50	0.50
2.048	not OC6 from DIG2				DIG1,DIG2	100	1.00
2.048	not OC6 from T0 APLL	12 x E1	12 x E1	12 x E1	APLL/48	50	0.50
2.048	not OC6 from T0 APLL	16 x E1	16 x E1	16 x E1	APLL/64	50	0.50
2.104	not OC6 from T0 APLL	4 x 6.312	4 x 6.312	4 x 6.312	APLL/48	50	0.50
2.316	not OC6 from T0 APLL	24 x DS1	24 x DS1	24 x DS1	APLL/64	50	0.50
2.500				4 x 10	APLL/64	50	0.50
2.560				3 x 10.24	APLL/48	50	0.50
2.796				DS3	APLL/64	50	0.50
3.088	not OC6 from DIG2	04 :: D04	04 004	04 004	DIG1,DIG2	100	1.00
3.088	not OC6 from T0 APLL	24 x DS1	24 x DS1	24 x DS1	APLL/48	50	0.50
3.728	not OC6 from DIG2			DS3	APLL/48	50	0.50
4.096	not OC6 from DIG2			0 50	DIG1,DIG2	100	1.00
4.296	not OC6 from TO ADLI	77.76	+	2 x E3 77.76	APLL/64	50	0.50
4.860 5.200	not OC6 from T0 APLL OC3 only	11.10	+	2 x 13	APLL/64	50 50	0.50 0.50
5.728	OC3 only			2 x E3	APLL/20 APLL/48	50	0.50
6.144	OC3 only			3 x 10.24	APLL/48 APLL/20	50	0.50
6.144	OC3 Only	12 x E1	12 x E1	12 x E1	APLL/20 APLL/16	50	0.50
6.176	not OC6 from DIG2	IZXEI	12 X E I	IZXEI	DIG1,DIG2	100	1.00
6.176	Hot Oco Holli Dig2	16 x DS1	16 x DS1	16 x DS1	APLL/16	50	0.50
6.312	OC3 only	10 X D31	10 X D3 1	10 X D3 1	DIG2	100	1.00
6.312	OCS OTHY	4 x 6.312	4 x 6.312	4 x 6.312	APLL/16	50	0.50
6.480	not OC6 from T0 APLL	77.76	4 X 0.512	77.76	APLL/48	60	0.50
8.000	OC3 only	11.10		4 x 10	APLL/20	50	0.50
8.192	not OC6 from DIG2			7 7 10	DIG1,DIG2	100	1.00
8.192	Hot 600 Holli BiG2	12 x E1			APLL/12	50	0.50
8.192		16 x E1	16 x E1	16 x E1	APLL/16	50	0.50
8.416		4 x 6.312	10 X 21	10 X 2 1	APLL/12	50	0.50
9.264		24 x DS1	24 x DS1	24 x DS1	APLL/16	50	0.50
10.000	not OC6	ZIXBOI	217801	ZIXBOI	DIG2	100	1.00
10.000				4 x 10	APLL/16	50	0.50
10.240	OC3 only			3 x 10.24	APLL/12	50	0.50
10.400	OC3 only			3 x 10.24	APLL/10	50	0.50
11.184	,			DS3	APLL/16	50	0.50
12.288		12 x E1	12 x E1	12 x E1	APLL/8	50	0.50
12.288	OC3 only			2 x 13	APLL/10	50	0.50
12.352	•	24 x DS1			APLL/12	50	0.50
12.352		16 x DS1	16 x DS1	16 x DS1	APLL/8	50	0.50
12.352	not OC6 from DIG2				DIG1,DIG2	100	1.00
12.500	OC3 only		GbE ÷ 16	GbE ÷ 16	APLL/20	50	0.50
12.624	-	4 x 6.312	4 x 6.312	4 x 6.312	APLL/8	50	0.50
13.000				2 x 13	APLL/8	50	0.50
15.360				3 x 10.24	APLL/8	50	0.50
15.552	OC3 only			77.76	APLL/20	50	0.50
16.000	OC3 only			4 x 10	APLL/10	50	0.50
16.384	not OC6 from DIG2				DIG1,DIG2	100	1.00
16.384		12 x E1			APLL/6	50	0.50
16.384		16 x E1	16 x E1	16 x E1	APLL/8	50	0.50
16.832		4 x 6.312			APLL/6	50	0.50
17.184				2 x E3	APLL/16	50	0.50
18.528		24 x DS1	24 x DS1	24 x DS1	APLL/8	50	0.50
19.440	OC3 only				DIG2	100	1.00

Frequency, MHz		T0 APLL T4 APLL			Jitter (typ)		
		T0FREQ	T4FT0	T4FREQ	OFREQn	rms (ps)	pk-pk (ns)
19.440		77.76		77.76	APLL/16	50	0.50
20.000				4 x 10	APLL/8	50	0.50
20.800				2 x 13	APLL/5	50	0.50
22.368				DS3	APLL/8	50	0.50
24.576		12 x E1	12 x E1	12 x E1	APLL/4	50	0.50
24.576				3 x 10.24	APLL/5	50	0.50
24.704		24 x DS1			APLL/6	50	0.50
24.704		16 x DS1	16 x DS1	16 x DS1	APLL/4	50	0.50
25.000	OC3 only		GbE ÷ 16	GbE ÷ 16	APLL/10	50	0.50
25.248		4 x 6.312	4 x 6.312	4 x 6.312	APLL/4	50	0.50
25.920		77.76			APLL/12	50	0.50
26.000				2 x 13	APLL/4	50	0.50
30.720				3 x 10.24	APLL/4	50	0.50
31.104	OC3 only			77.76	APLL/10	50	0.50
31.250	-	GbE ÷ 16	GbE ÷ 16	GbE ÷ 16	APLL/8	50	0.50
32.000				4 x 10	APLL/5	50	0.50
32.768		16 x E1	16 x E1	16 x E1	APLL/4	50	0.50
34.368				2 x E3	APLL/8	50	0.50
37.056		24 x DS1	24 x DS1	24 x DS1	APLL/4	50	0.50
38.880		77.76		77.76	APLL/8	50	0.50
40.000				4 x 10	APLL/4	50	0.50
44.736				DS3	APLL/4	50	0.50
49.152	not OC3 from T0 APLL	12 x E1	12 x E1	12 x E1	APLL/2	50	0.50
49.408	not OC3 from T0 APLL	16 x DS1	16 x DS1	16 x DS1	APLL/2	50	0.50
50.000			GbE ÷ 16	GbE ÷ 16	APLL/5	50	0.50
50.496	not OC3 from T0 APLL	4 x 6.312	4 x 6.312	4 x 6.312	APLL/2	50	0.50
51.840	1101 000 110111 10711 22	77.76	1 / 0.012	1 % 0.012	APLL/6	60	0.6
52.000		770		2 x 13	APLL/2	50	0.50
61.440				3 x 10.24	APLL/2	50	0.50
62.208				77.76	APLL/5	50	0.50
62.500		GbE ÷ 16	GbE ÷ 16	GbE ÷ 16	APLL/4	50	0.50
62.500	OC6 only from T0 APLL2	ODE : 10	002 : 10	ODE : 10	APLL/5	50	0.50
65.536	not OC3 from T0 APLL	16 x E1	16 x E1	16 x E1	APLL/2	50	0.50
68.736	HOLOGO HOLLI TOTAL EL	TOXET	10 X L 1	2 x E3	APLL/4	50	0.50
74.112	not OC3 from T0 APLL	24 x DS1	24 x DS1	24 x DS1	APLL/2	50	0.50
77.76	HOLOGO HOLLI TOTAL EL	77.76	ZIXBOI	77.76	APLL/4	50	0.50
80.000		11.10		4 x 10	APLL/2	50	0.50
89.472				DS3	APLL/2	50	0.50
98.304	OC6 only	12 x E1	12 x E1	12 x E1	APLL/1	50	0.50
98.816	OC6 only	16 x DS1	16 x DS1	16 x DS1	APLL/1	50	0.50
100.992	OC6 only	4 x 6312 kHz	4 x 6312 kHz	4 x 6312 kHz	APLL/1	50	0.50
104.000	OC6 only	7 X 03 12 KHZ	4 X 03 12 KHZ	2 x 13	APLL/1	50	0.50
122.880	OC6 only			3 x 10.24	APLL/1	50	0.50
125.000	not OC3 from T0 APLL	GbE ÷ 16	GbE ÷ 16	GbE ÷ 16	APLL/1	50	0.50
131.072	OC6 only	16 x E1	16 x E1	16 x E1	APLL/2 APLL/1	50	0.50
137.472	OC6 only	IUXEI	IUAEI	2 x E3	APLL/1 APLL/2		
	,	24 x DS1	24 v DC4		APLL/2 APLL/1	50	0.50
148.224	OC6 only		24 x DS1	24 x DS1		50	0.50
155.520	not OC3 from T0 APLL	77.76		77.76	APLL/2	50	0.50
156.250	OC6 only from T0 APLL2			4 × 40	APLL/2	50	0.50
160.000	OC6 only			4 x 10	APLL/1	50	0.50
178.944	OC6 only	01.5 10		DS3	APLL/1	50	0.50
250.000	OC6 only	GbE ÷ 16			APLL/1	50	0.50
274.944	OC6 only				A.D		0 = 0
311.040	OC6 only	77.76			APLL/1	50	0.50
312.500	OC6 only from T0 APLL2				APLL/2	50	0.50

7.8.2.4 OC3 and OC6 Default Frequency Select Pins

There are two sets of frequency select pins O3F[2:0] and O6F[2:0] that control the reset default frequencies of the OC3 and OC6 output clock pins, respectively. The SONSDH pin also selects the output frequencies for some of the pin settings. There is also an interaction between O3F[2:0] and O6F[2:0] when O6F[2:0] uses some internal resource that is needed to generate certain frequencies. After reset the O3F[2:0] and O6F[2:0] pins can be used as GPIO pins and status output pins. The default output frequencies are affected by changing the register bit values of four registers: OCR2, OCR3, T0CR1, and T4CR1. The register defaults can be changed after reset using the microprocessor interface.

Table 7-15 T0CR1.T0FREQ Default Settings

O6F[2:0]	O3F[2:0]	SONSDH	T0CR1.T0FREQ			
=001	=001	0	010	12 x E1 DFB		
-001	-001	1	100	24 x DS1 DFB		
!=001	Х	Х	001	77.76 AFB		
X	!=001	Х	001	77.76 AFB		

Table 7-16 T4CR1.T4FREQ Default Settings

O6F[2:0]	O3F[2:0]	SONSDH	T4CR1.T4FREQ				
=001		0	0110	E3			
-001	X	1	0111	DS3			
V	=010	0	0110	E3			
^		1	0111	DS3			
!=001	1-010	0	0011	16 x E1			
!-001	!=010	1	0101	16 x DS1			

Table 7-17 OC6 Default Frequency Configuration

O6F[2:0]	SONSDH	Freq MHz	OCR3. OFREQ6	APLL SRC	
000	Х	0	0000		
001	0	34.368	1111	T4	
001	1	44.736	1110	T4	
010	X	19.44	0110	T0	
011	X	25.92	0111	T0	
100*	X	38.88	1000	T0	
101	X	51.84	1001	T0	
110	X	77.76	1010	T0	
111	X	155.52	0011	T0	

^{*} Occurs when O6F[2:0] are left floating.

Table 7-18 OC3 Default Frequency Configuration

O3F[2:0]	SONSDH	Freq, MHz	O6F[2:0] =001	OCR2. OFREQ3	APLL SRC
000	Х	0	Х	0000	
001	0	2.048	FALSE	1101	T4
001	1	1.544	FALSE	1101	T4
001	0	2.048	TRUE	0111	T0
001	1	3.088	INUL	0111	T0
010	0	34.736	Х	1111	T4
010	1	44.736	Х	1110	T4
011*	Х	19.44	Х	0110	T0
100	Х	25.92	Х	0111	T0
101	Х	38.88	Х	1000	T0
110	X	51.84	X	1001	T0
111	X	77.76	Χ	1010	T0

^{*} Occurs when O3F[2:0] are left floating.

7.8.2.5 FSYNC and MFSYNC Configuration


The FSYNC output is enabled by setting FSEN=1 in the OCR4 register, while the MFSYNC output is enabled by setting MFSEN=1 in OCR4. When disabled, these pins are driven low.

When 8KPUL=0 in FSCR1, FSYNC is configured as an 8 kHz clock with 50% duty cycle. When 8KPUL=1, FSYNC is an 8 kHz frame sync that pulses \underline{low} once every 125 μs with pulse width equal to one cycle of output clock OC3. When 8KINV=1 in FSCR1, the clock or pulse polarity of FSYNC is inverted.

When 2KPUL=0 in FSCR1, MFSYNC is configured as an 2 kHz clock with 50% duty cycle. When 2KPUL=1, MFSYNC is a 2 kHz frame sync that pulses \underline{low} once every 500 μ s with pulse width equal to one cycle of output clock OC3. When 2KINV=1 in FSCR1, the clock or pulse polarity of MFSYNC is inverted.

If either 8KPUL=1 or 2KPUL=1, then output clock OC3 must be generated from the T0 DPLL and must be configured for a frequency of 1.544 MHz or higher or the FSYNC/MFSYNC pulses may not be generated correctly. Figure 7-3 shows how the 8KPUL and 8KINV control bits affect the FSYNC output. The 2KPUL and 2KINV bits have an identical effect on MFSYNC.





7.8.2.6 Custom Output Frequencies

In addition to the many standard frequencies available in the device, any of the seven output DFS blocks can be configured to generate a custom frequency. Possible custom frequencies include any multiple of 2 kHz up to 77.76 MHz and any multiple of 8 kHz up to 311.04 MHz. (An APLL must be used to achieve frequencies above 77.76 MHz.) Any of the programmable output clocks can be configured to output the custom frequency or submultiples thereof. Contact the factory at telecom.support@dalsemi.com for help with custom frequencies.

7.9 Frame and Multiframe Alignment

In addition to receiving and locking to clocks such as 19.44 MHz from system timing cards, the DS3105 can also receive and align its outputs to 2 kHz multiframe sync or 8 kHz frame sync signals from system timing cards. In this mode of operation, both a higher-speed clock (such as 6.48 MHz or 19.44 MHz) and a frame (or multiframe) sync signal from each timing card are passed to the line cards. The higher-speed clock from each timing card is connected to a regular input clock pin on the DS3105, such as IC3 or IC4, while the frame sync signal is connected to a SYNCn input pin on the DS3105, such as SYNC1 or SYNC2. The DS3105 locks to the higher-speed clock from one of the timing cards and samples the frame sync signal on the associated SYNCn pin. The DS3105 then uses the SYNCn signal to falling-edge align some or all of the output clocks. Only the falling edge of the SYNCn signal has significance. A 4 kHz or 8 kHz clock can also be used on the SYNCn pins without any changes to the register configuration, but only output clocks of 8 kHz and above are aligned in this case. Phase build-out should be disabled (PBOEN=0 in MCR10) when using SYNCn signals.

When FSCR3.SOURCE!=11XX, the frame sync signal can only come from the SYNC1 pin. When FSCR3.SOURCE=11XX, the frame sync signal comes from one of SYNC1, SYNC2 or SYNC3. See section 7.9.7.

7.9.1 Sampling

By default the SYNCn signal is first sampled on the rising edge of the selected reference. This gives the most margin, given that the SYNCn signal is falling-edge aligned with the selected reference since both come from the

Confidential. Document Issued Under Non-Disclosure Agreement. Confidential. Document Issued Under Non-Disclosure Agreement.

same timing card. The expected timing of the SYNCn signal with respect to the sampling clock can be adjusted from 0.5 cycles early to 1 cycle late using the FSCR2:PHASEn[1:0] field.

7.9.2 Resampling

The SYNCn signal is then resampled by an internal clock derived from the T0 DPLL. The resampling resolution is a function of the frequency of the selected reference and FSCR2:OCN. When OCN=0, the resampling resolution is 6.48 MHz, which gives the highest sampling margin and also aligns clocks at 6.48 MHz and multiples thereof. When OCN=1, if the selected reference is 19.44 MHz then the resampling resolution is 19.44 MHz. If the selected reference is 38.88 MHz then the resampling resolution is 38.88 MHz. The selected reference must be either 19.44 MHz or 38.88 MHz.

7.9.3 Enable

The SYNCn signal is only allowed to align output clocks if the T0 DPLL is locked and the SYNCn signal is enabled and qualified.

When FSCR3:SOURCE[3:0] != 11XX, external frame sync on the SYNC1 pin can be enabled automatically or manually. When MCR3:AEFSEN=1, external frame sync is enabled automatically when EFSEN=1 and the T0 DPLL is locked to the input clock specified by FSCR3:SOURCE[3:0]. When AEFSEN=0, external frame sync is enabled manually when MCR3:EFSEN=1 and disabled when EFSEN=0. In manual mode when EFSEN=1, FSCR3:SOURCE[3:0] is ignored and external frame sync is always enabled regardless of which input clock is the selected reference.

When FSCR3:SOURCE[3:0] = 11XX, external frame sync from the SYNCn pins can be enabled when EFSEN=1 and the associated input clock becomes the selected reference. MCR3:AEFSEN can be used to automatically disable EFSEN when the selected reference changes. See section 7.9.2.

7.9.4 Qualification

The SYNCn signal is qualified when it has consistent phase and correct frequency. Specifically, it is qualified when its significant edge has been found at exact 2 kHz boundaries (when resampled as described above) for 64 cycles in a row. It is disqualified when one significant edge is not found at the 2 kHz boundary. If there is no SYNCn signal or a bad SYNCn signal, and external frame sync is enabled, the SYNCn signal will never get qualified and the 2 kHz output will simply free-run at its current 2 kHz alignment.

7.9.5 Output Clock Alignment

When the T0 DPLL is locked, external frame sync is enabled and the SYNCn signal is qualified, the SYNCn signal can be used to falling-edge align the T0 DPLL derived output clocks. Output clocks FSYNC and MFSYNC share a 2-kHz alignment generator, while the rest of the T0 DPLL derived output clocks share a second 2-kHz alignment generator. When external frame sync is not enabled or the SYNCn signal is not qualified, these 2-Hz alignment generators free-run with their existing 2-kHz alignments. When external frame sync is enabled and the SYNCn signal is qualified, the FSYNC/MFSYNC 2-kHz alignment generator is always synchronized by SYNCn, and therefore FSYNC and MFSYNC are always falling-edge aligned with SYNCn. When FSCR2:INDEP=0, the T0 DPLL 2-kHz alignment generator is also synchronized with the FSYNC/MFSYNC 2-kHz alignment generator to falling-edge align all T0-derived output clocks with SYNCn. When INDEP=1, the T0 DPLL 2-kHz alignment generator is not synchronized with the FSYNC/MFSYNC 2-kHz alignment generator and continues to free-run with its existing 2-kHz alignment. This avoids any disturbance on the T0 DPLL derived output clocks when SYNCn has a change of phase position.

7.9.6 Frame Sync Monitor

The frame sync monitor signal OPSTATE:FSMON operates in two modes, depending on the setting of the enable bit (MCR3:EFSEN).

When EFSEN = 1 (external frame sync enabled) the OPSTATE:FSMON bit is set when SYNCn is not qualified and cleared when SYNCn is qualified. If SYNCn is disqualified then both 2 kHz alignment generators are immediately disconnected from SYNCn to avoid phase movement on the T0-derived outputs clocks. When OPSTATE:FSMON is set, the latched status bit MSR3:FSMON is also set, which can cause an interrupt if enabled in the IER3 register. If SYNCn immediately stabilizes at a new phase and proper frequency, then it is requalified after 64 2 kHz cycles (nominally 32 ms). Unless system software intervenes, after SYNCn is requalified the 2 kHz alignment generators will synchronize with SYNCn's new phase alignment, causing a sudden phase movement on the output clocks. System software can avoid this sudden phase movement on the output clocks by responding to the FSMON

interrupt within the 32 ms window with appropriate action, which might include disabling external frame sync (MCR3:EFSEN=0) to prevent the resynchronization of the 2-kHz alignment generators with SYNCn, forcing the T0 DPLL into holdover (MCR1:T0STATE=010) to avoid affecting the output clocks with any other phase hits, and possibly even disabling the master timing card and promoting the slave timing card to master since the 2 kHz signal from the master should not have such phase movements.

When EFSEN = 0 (external frame sync disabled) OPSTATE:FSMON is set when the negative edge of the resampled SYNCn signal is outside of the window determined by FSCR3:MONLIM relative to the MFSYNC negative edge (or positive edge if MFSYNC is inverted) and clear when within the window. When OPSTATE:FSMON is set, the latched status bit MSR3:FSMON is also set, which can cause an interrupt if enabled in the IER3 register.

7.9.7 SYNCn Pins

The external frame sync signal can be automatically selected from one to three separate SYNC1,2,3 pins depending on the setting of FSCR1:SYNCSRC[2:0] and which input clock is the T0 DPLL selected reference. If no associated input pin is selected as the T0 DPLL input reference, the internal SYNCn signal is inactive and will not be gualified. This function is enabled by setting FSCR3.SOURCE=11XX.

Table 7-19. External Frame Sync Source

SYNCSRC[2:0]	Selected reference	External Frame Sync Source
0XX	IC3 or IC5	SYNC1
UAA	IC4 or IC6	SYNC2
1X0	IC3 (LVTTL)	SYNC1
170	IC4 (LVTTL)	SYNC2
1X1	IC5 (LVDS)	SYNC1
1/1	IC6 (LVDS)	SYNC2
XXX	IC9	SYNC3

There are three PHASEn[1:0] (n=1,2,3) select fields in the FSCR2 register. PHASE1[1:0] is associated with SYNC1, PHASE2[1:0] is associated with SYNC2, and PHASE3[1:0] is associated with SYNC3. All three SYNCn inputs can have their timing adjusted to account for frame sync signal vs. clock signal delay differences in each path.

When this function is enabled with FSCR3.SOURCE=11XX, MCR3.AEFSEN, and MCR3.EFSEN, the monitoring and qualification function described in Section 7.9.4 is only performed on the selected SYNCn input pin.

7.9.8 Other Configuration Options

FSYNC and MFSYNC are always produced from the T0 DPLL. The other output clocks can also be configured as 2 kHz or 8 kHz outputs, derived from the T0 DPLL.

7.10 Microprocessor Interface

The device presents an SPI interface on the $\overline{\text{CS}}$, SCLK, SDI and SDO pins. SPI is a widely-used master/slave bus protocol that allows a master device and one or more slave devices to communicate over a serial bus. The DS3105 is always a slave device. Masters are typically microprocessors, ASICs or FPGAs. Data transfers are always initiated by the master device, which also generates the SCLK signal. The DS3105 receives serial data on the SDI pin and transmits serial data on the SDO pin. SDO is high-impedance except when the DS3105 is transmitting data to the bus master.

Bit Order. When both bit 3 and bit 4 are low at device address 3FFFh, the register address and all data bytes are transmitted MSB first on both SDI and SDO. When either bit 3 or bit 4 is set to 1 at device address 3FFFh, the register address and all data bytes are transmitted LSB first on both SDI and SDO. The reset default setting and Motorola SPI convention is MSB first.

Clock Polarity and Phase. SCLK is normally low and pulses high during bus transactions. The CPHA pin sets the phase (active edge) of SCLK. When CPHA = 0, data is latched in on SDI on the leading edge of the SCLK pulse and updated on SDO on the trailing edge. When CPHA = 1, data is latched in on SDI on the trailing edge of the SCLK pulse and updated on SDO on the following leading edge. SCLK does not have to toggle between accesses, i.e., when \overline{CS} is high. See Figure 7-4.

Device Selection. Each SPI device has its own chip-select line. To select the DS3105, pull its \overline{CS} pin low.

Control Word. After \overline{CS} is pulled low, the bus master transmits the control word during the first sixteen SCLK cycles. In MSB-first mode the control word has the form:

R/W A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 BURST

where A[13:0] is the register address, R/\overline{W} is the data direction bit (1=read, 0=write), and BURST is the burst bit (1=burst access, 0=single-byte access). In LSB-first mode the order of the fourteen address bits is reversed. In the discussion that follows, a control word with $R/\overline{W} = 1$ is a read control word, while a control word with $R/\overline{W} = 0$ is a write control word.

Single-Byte Writes. See Figure 7-5. After \overline{CS} goes low, the bus master transmits a write control word with BURST=0 followed by the data byte to be written. The bus master then terminates the transaction by pulling \overline{CS} high.

Single-Byte Reads. See Figure 7-5. After $\overline{\mathrm{CS}}$ goes low, the bus master transmits a read control word with BURST=0. The DS3105 then responds with the requested data byte. The bus master then terminates the transaction by pulling $\overline{\mathrm{CS}}$ high.

Burst Writes. See Figure 7-5. After \overline{CS} goes low, the bus master transmits a write control word with BURST=1 followed by the first data byte to be written. The DS3105 receives the first data byte on SDI, writes it to the specified register, increments its internal address register, and prepares to receive the next data byte. If the master continues to transmit, the DS3105 continues to write the data received and increment its address counter. After the address counter reaches 3FFFh it rolls over to address 0000h and continues to increment.

Burst Reads. See Figure 7-5. After $\overline{\text{CS}}$ goes low, the bus master transmits a read control word with BURST=1. The DS3105 then responds with the requested data byte on SDO, increments its address counter, and prefetches the next data byte. If the bus master continues to demand data, the DS3105 continues to provide the data on SDO, increment its address counter, and pre-fetch the following byte. After the address counter reaches 3FFFh it rolls over to address 0000h and continues to increment.

Early Termination of Bus Transactions. The bus master can terminate SPI bus transactions at any time by pulling $\overline{\text{CS}}$ high. In response to early terminations, the DS3105 resets its SPI interface logic and waits for the start of the next transaction. If a write transaction is terminated prior to the SCLK edge that latches the LSB of a data byte, the data byte is not written.

Design Option: Wiring SDI and SDO Together. Because communication between the bus master and the DS3105 is half-duplex, the SDI and SDO pins can be wired together externally to reduce wire count. To support this option, the bus master must not drive the SDI/SDO line when the DS3105 is transmitting.

Confidential. Document Issued Under Non-Disclosure Agreement. Confidential. Document Issued Under Non-Disclosure Agreement.

AC Timing. See Table 10-10 and Figure 10-4 for AC timing specifications for the SPI interface.

Figure 7-4. SPI Clock Phase Options





Figure 7-5. SPI Bus Transactions



7.11 Reset Logic

The device has three reset controls: the \overline{RST} pin, the RST bit in MCR1, and the JTAG reset pin \overline{JTRST} . The \overline{RST} pin asynchronously resets the entire device, except for the JTAG logic. When the \overline{RST} pin is low all internal registers are reset to their default values, including those fields which latch their default values from, or based on, the states of configuration input pins when the \overline{RST} goes high. The \overline{RST} pin must be asserted once after power-up while the external oscillator is stabilizing.

The MCR1:RST bit resets the entire device (except for the microprocessor interface, the JTAG logic, and the RST bit itself), but when RST is active, the register fields with pin-programmed defaults do not latch their values from, or based on, the corresponding input pins. Instead these fields are reset to the default values that were latched when the $\overline{\text{RST}}$ pin was last active.

Dallas/Maxim recommends holding \overline{RST} low while the external oscillator starts up and stabilizes. An incorrect reset condition could result if \overline{RST} is released before the oscillator has started up completely.

Important: System software must wait at least $100\mu s$ after reset (\overline{RST} pin or RST bit) is deasserted before initializing the device as described in section 7.13.

7.12 Power-Supply Considerations

Due to the dual-power-supply nature of the DS3105, some I/Os have parasitic diodes between a 1.8V supply and a 3.3V supply. When ramping power supplies up or down, care must be taken to avoid forward-biasing these diodes because it could cause latchup. Two methods are available to prevent this. The first method is to place a Schottky diode external to the device between the 1.8V supply and the 3.3V supply to force the 3.3V supply to be less than one parasitic diode drop below the 1.8V supply. The second method is to ramp up the 3.3V supply first and then ramp up the 1.8V supply.

7.13 Initialization

After power-up or reset, a series of writes must be done to the DS3105 to tune it for optimal performance. This series of writes is called the initialization script. Each die revision of the DS3105 has a different initialization script. The latest initialization scripts can be obtained by downloading from the DS3105 web page, www.maxim-ic.com/DS3105, or by emailing telecom.support@dalsemi.com. Important: System software must wait at least 100µs after reset is deasserted before initializing the device

8 REGISTER DESCRIPTIONS

The DS3105 has an overall address range from 000h to 1FFh. Table 8-1 in section 8.4 shows the register map. In each register, bit 7 is the MSB and bit 0 is the LSB. Register addresses not listed and bits marked "--" are reserved and must be written with 0. Writing other values to these registers may put the device in a factory test mode resulting in undefined operation. Bits labeled "0" or "1" must be written with that value for proper operation. Register fields with underlined names are read-only fields; writes to these fields have no effect. All other fields are read-write. Register fields are described in detail in the register descriptions that follow Table 8-1.

8.1 Status Bits

The device has two types of status bits. Real-time status bits are read-only and indicate the state of a signal at the time it is read. Latched status bits are set when a signal changes state (low-to-high, high-to-low, or both, depending on the bit) and cleared when written with a logic 1 value. Writing a 0 has no effect. When set, some latched status bits can cause an interrupt request on the INTREQ pin if enabled to do so by corresponding interrupt enable bits. ISR#.LOCK# are special-case latched status bits because they cannot create an interrupt request on the INTREQ pin and a "write 0" is needed to clear them.

8.2 Configuration Fields

Configuration fields are read-write. During reset, each configuration field reverts to the default value shown in the register definition. <u>Configuration register bits marked "--" are reserved and must be written with 0.</u>

8.3 Multi-Register Fields

Multi-register fields—such as FREQ[18:0] in registers FREQ1, FREQ2 and FREQ3—must be handled carefully to ensure that the bytes of the field remain consistent. A write access to a multi-register field is accomplished by writing all the registers of the field in any order, with no other accesses to the device in between. If the write sequence is interrupted by another access, none of the bytes are written and the MSR4:MRAA latched status bit is set to indicate the write was aborted. A read access from a multi-register field is accomplished by reading the registers of the field in any order, with no other accesses to the device in between. When one register of a multi-register field is read, the other register(s) in the field are frozen until after they are all read. If the read sequence is interrupted by another access, the registers of the multi-byte field are unfrozen and the MSR4:MRAA bit is set to indicate the read was aborted. For best results, interrupt servicing should be disabled in the microprocessor before a multi-register access and then enabled again after the access is complete. The multi-register fields are:

Field	Registers	Addresses	Туре
FREQ[18:0]	FREQ1, FREQ2, FREQ3	07, 0C, 0D	read-only
MCLKFREQ[15:0]	MCLK1, MCLK2	3C, 3D	read/write
HARDLIM[9:0]	DLIMIT1, DLIMIT2	41, 42	read/write
DIVN[15:0]	DIVN1, DIVN2	46, 47	read/write
OFFSET[15:0]	OFFSET1, OFFSET2	70, 71	read/write
PHASE[15:0]	PHASE1, PHASE2	77, 78	read-only

HARDLIM[9:8]

__

IC9

--

8.4 **Register Definitions**

Table 8-1. Register Map

Register names are hyperlinks to register definitions. Underlined fields are read-only Addr Register Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 00h ID[7:0] ID₁ 01 ID2 ID[15:8] 02 **REV** REV[7:0] TEST1 8KPOL 03 **PALARM** D180 RA 0 0 0 05 MSR₁ IC6 IC₅ IC4 IC3 __ MSR₂ IC9 06 **STATE SRFAIL** 07 FREQ3 FREQ[18:16] ----08 MSR3 **FSMON** T4LOCK __ 09 **OPSTATE FSMON** T4LOCK T0SOF1 T4SOFT TOSTATE[2:0] REF1[3:0] PTAB1 SELREF[3:0] 0A 0B PTAB2 REF3[3:0] REF2[3:0] 0C FREQ1 FREQ[7:0] 0D FREQ2 FREQ[15:8] VALSR1 0E IC₆ IC5 IC4 IC3 VALSR2 0F IC9 11 ISR2 ACT4 LOCK4 ACT3 LOCK3 --------12 ISR3 LOCK6 LOCK5 ACT5 ACT6 ISR5 LOCK9 14 ACT9 ------17 MSR4 **MRAA HORDY** 19 IPR2 PRI3[3:0] PRI4[3:0] IPR3 1A PRI6[3:0] PRI5[3:0] 1C IPR5 PRI9[3:0] 22 ICR3 DIVN LOCK8K BUCKET[1:0] FREQ[3:0] 23 ICR4 **DIVN** LOCK8K BUCKET[1:0] FREQ[3:0] ICR5 24 **DIVN** LOCK8K BUCKET[1:0] FREQ[3:0] 25 ICR6 DIVN LOCK8K BUCKET[1:0] FREQ[3:0] 28 ICR9 DIVN LOCK8K BUCKET[1:0] FREQ[3:0] 30 VALCR1 --IC6 IC₅ IC4 IC3 VALCR2 IC9 31 32 **RST** MCR1 **FREN LOCKPIN** TOSTATE[2:0] ----33 MCR2 T0FORCE[3:0] **AEFSEN** MCR3 **LKATO XOEDGE FRUNHO EFSEN** SONSDH **REVERT** 34 MCR4 35 T4FORCE[3:0] RSV3 RSV2 36 MCR5 RSV4 RSV1 --IC6SF DIG2AF 38 MCR6 DIG2SS DIG1SS 39 MCR7 DIG2F[1:0] DIG1F[1:0] 3A MCR8 OC6SF MCR9 3B **AUTOBW** --LIMINT 3C MCLK1 MCLKFREQ[7:0] MCLK2 MCLKFREQ[15:8] 3D 40 HOCR3 **AVG** 41 **DLIMIT1** HARDLIM[7:0]

IC5

IC4

IC3

IC6

--

SRFAIL

T4LOCK

STATE **FSMON**

DLIMIT2

IER1

IER2

IER3

42

43

44

45

Addr	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
46	DIVN1	DIVN[7:0]							
47	DIVN2					V[15:0]			
48	MCR10		SRFPIN	UFSW	EXTSW	PBOFRZ	PBOEN		
4B	MCR11				T4T0				
4D	DLIMIT3	FLLOL		<u> </u>	,	SOFTLIM[6:0	0]		
4E	IER4		HORDY						
4F	OCR5			AOF6			AOF3		
50	LB0U					U[7:0]			
51	LB0L					L[7:0]			
52	LB0S				LB0	S[7:0]			
53	LB0D							LB00	0[1:0]
54	LB1U				LB1	U[7:0]			
55	LB1L				LB1	L[7:0]			
56	LB1S				LB1	S[7:0]			
57	LB1D							LB10	0[1:0]
58	LB2U				LB2	U[7:0]			
59	LB2L				LB2	L[7:0]			
5A	LB2S				LB2	S[7:0]			
5B	LB2D						-	LB2[D[1:0]
5C	LB3U				LB3I	U[7:0]			
5D	LB3L					L[7:0]			
5E	LB3S				LB3	S[7:0]			
5F	LB3D						-	LB3E	D[1:0]
61	OCR2						OFREC	23[3:0]	
62	OCR3			Q6[3:0]			-		
63	OCR4	MFSEN	FSEN				-		
64	T4CR1						T4FRE	Q[3:0]	
65	T0CR1	T4MT0	T4APT0		T0FT4[2:0]		Ţ	T0FREQ[2:0]
66	T4BW						-	T4BV	V[1:0]
67	T0LBW				RSV1	RSV2		T0LBW[2:0]	
69	T0ABW				RSV1	RSV2	-	T0ABW[2:0]	
6A	T4CR2			PD2G8K[2:0]			DAMP[2:0]	
6B	T0CR2			PD2G8K[2:0]			DAMP[2:0]	
6C	T4CR3	PD2EN						PD2G[2:0]	
6D	T0CR3	PD2EN						PD2G[2:0]	
6E	GPCR	GPIO4D	GPIO3D	GPIO2D	GPIO1D	GPIO4O	GPIO3O	GPIO2O	GPIO10
6F	GPSR					GPIO4	GPIO3	GPIO2	GPIO1
70	OFFSET1				OFFS	ET[7:0]			
71	OFFSET2				OFFSE	ET[15:8]			
72	PBOFF					PBOF	F[5:0]		
73	PHLIM1	FLEN	NALOL	1			F	FINELIM[2:0]
74	PHLIM2	CLEN	MCPDEN	USEMCPD			COARSE	ELIM[3:0]	
76	PHMON	NW						-	
77	PHASE1				PHAS	SE[7:0]			
78	PHASE2				PHAS	E[15:8]			
79	PHLKTO	PHLKT	OM[1:0]			PHLKT	TO[5:0]		
7A	FSCR1			SYNCSRC		8KINV	8KPUL	2KINV	2KPUL
7B	FSCR2	INDEP	OCN	PHASE	3[1:0]	PHASI	E2[1:0]	PHAS	E1[1:0]

Addr	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
7C	FSCR3	RECAL	1	MONLIM[2:0]]	SOURCE[3:0]			
7D	INTCR					LOS	GPO	OD	POL
7E	PROT		PROT[7:0]						

Register Map Color Coding

Device Identification and Protection
Local Oscillator and Master Clock Configuration
Input Clock Configuration
Input Clock Monitoring
Input Clock Selection
DPLL Configuration
DPLL State
Output Clock Configuration
Frame/Multiframe Sync Configuration

Register Name: ID1

Register Description: Device Identification Register, LSB

Register Address: 00h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				<u>ID</u>	[7:0]			
Default	0	0	1	0	0	0	0	1

Bits 7 to 0: Device ID (ID[7:0]). ID[15:0] = 0C21h = 3105 decimal.

Register Name: ID2

Register Description: Device Identification Register, MSB

Register Address: 01h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				<u>ID</u>	15:8]			
Default	0	0	0	0	1	1	0	0

Bits 7 to 0: Device ID (ID[15:8]). See the ID1 register description.

Register Name: REV

Register Description: Device Revision Register

Register Address: 02h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				RE	V[7:0]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: Device Revision (REV[7:0]). Contact the factory to interpret this value and determine the latest revision.

Register Name: TEST1

Register Description: Test Register 1 (Not Normally Used)

Register Address: 03h

Name
Default

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<u>PALARM</u>	D180		RA	0	8KPOL	0	0
0	0	0	1	0	1	0	0

Bit 7: Phase Alarm (PALARM). This real-time status bit indicates the state of the T0 DPLL phase lock detector. See section 7.7.6. (NOTE: This is not the same as T0STATE=Locked.)

0 = T0 DPLL phase-lock parameters are met (FLEN, CLEN, NALOL, FLLOL)

1 = T0 DPLL loss of phase lock

Bit 6: Disable 180 (D180). When locking to a new reference, the T0 DPLL first tries nearest-edge locking ($\pm 180^{\circ}$) for the first two seconds. If unsuccessful it then tries full phase/frequency locking ($\pm 360^{\circ}$). Disabling the nearest-edge locking can reduce lock time by up to two seconds but may cause an unnecessary phase shift (up to 360°) when the new reference is close in frequency/phase to the old reference. See section 7.7.5.

0 = normal operation: try nearest-edge locking then phase/frequency locking

1 = phase/frequency locking only

Bit 4: Resync Analog Dividers (RA). When this bit is set the analog output dividers are always synchronized to ensure that low-frequency outputs are in sync with the higher-frequency clock from the DPLL.

0 = synchronized for the first two seconds after power-up

1 = always synchronized

Bit 3: Leave set to zero (test control).

Bit 2: 8kHz Edge Polarity (8KPOL). Specifies the input clock edge to lock to on the selected reference when it is configured for LOCK8K mode. See section 7.4.2.

0 = Falling edge

1 = Rising edge

Bit 1: Leave set to zero (test control).

Bit 0: Leave set to zero (test control).

Register Description: Master Status Register 1

Register Address: 05h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			IC6	IC5	IC4	IC3		
Default	1	0	1	1	1	1	1	1

Bits 5 to 2: Input Clock Status Change (IC6 to IC3). Each of these latched status bits is set to 1 when the corresponding VALSR1 status bit changes state (set or cleared). Each bit is cleared when written with a 1 and not set again until the VALSR1 bit changes state again. When one of these latched status bits is set it can cause an interrupt request on the INTREQ pin if the corresponding interrupt enable bit is set in the IER1 register. See section 7.5 for input clock validation/invalidation criteria.

Register Name: MSR2

Register Description: Master Status Register 2

Register Address: 06h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	STATE	SRFAIL						IC9
Default	0	0	0	0	0	0	0	1

Bit 7: TO DPLL State Change (STATE). This latched status bit is set to 1 when the operating state of the T0 DPLL changes. STATE is cleared when written with a 1 and not set again until the operating state changes again. When STATE is set it can cause an interrupt request on the INTREQ pin if the STATE interrupt enable bit is set in the IER2 register. The current operating state can be read from the T0STATE field of the OPSTATE register. See section 7.7.1.

Bit 6: Selected Reference Failed (SRFAIL). This latched status bit is set to 1 when the selected reference to the T0 DPLL fails, (i.e. no clock edges in two UI). SRFAIL is cleared when written with a 1. When SRFAIL is set it can cause an interrupt request on the INTREQ pin if the SRFAIL interrupt enable bit is set in the IER2 register. SRFAIL is not set in Free-run mode or Holdover mode. See section 7.5.3.

Bit 0: Input Clock Status Change (IC9). This latched status bit is set to 1 when the corresponding VALSR status bit changes state (set or cleared). Each bit is cleared when written with a 1 and not set again until the VALSR2 bit changes state again. When this latched status bit is set it can cause an interrupt request on the INTREQ pin if the corresponding interrupt enable bit is set in the IER2 register. See section 7.5 for input clock validation/invalidation criteria.

Register Name: FREQ3

Register Description: Frequency Register 3

Register Address: 07h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name						<u>FI</u>	REQ[18:16]	
Default	0	0	0	0	0	0	0	0

Bits 2 to 0: Current DPLL Frequency (FREQ[18:16]). See the FREQ1 register description.

Register Description: Master Status Register 3

Register Address: 08h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	FSMON	T4LOCK		1	1	-	1	-
Default	0	1	0	1	0	0	0	0

Bit 7: Frame Sync Input Monitor Alarm (FSMON). This latched status bit is set to 1 when OPSTATE:FSMON transitions from 0 to 1. FSMON is cleared when written with a 1. When FSMON is set it can cause an interrupt request on the INTREQ pin if the FSMON interrupt enable bit is set in the IER3 register. See section 7.9.

Bit 6: T4 DPLL Lock Status Change (T4LOCK). This latched status bit is set to 1 when the lock status of the T4 DPLL (OPSTATE:T4LOCK) changes (becomes locked when previously unlocked or becomes unlocked when previously locked). T4LOCK is cleared when written with a 1 and not set again until the T4 lock status changes again. When T4LOCK is set it can cause an interrupt request on the INTREQ pin if the T4LOCK interrupt enable bit is set in the IER3 register. See section 7.7.6.

Register Name: OPSTATE

Register Description: Operating State Register

Register Address: 09h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	<u>FSMON</u>	T4LOCK	T0SOFT	T4SOFT			TOSTATE[2:0	1
Default	1	0	0	0	0	0	0	1

Bit 7: Frame Sync Input Monitor Alarm (FSMON). This real-time status bit indicates the current status of the frame sync input monitor. See section 7.9.6.

0 = no alarm

1 = alarm

Bit 6: T4 DPLL Lock Status (T4LOCK). This real-time status bit indicates the current phase lock status of the T4 DPLL. See sections 7.5.3 and 7.7.6.

0 = not locked to selected reference

1 = locked to selected reference

Bit 5: T0 DPLL Frequency Soft Alarm (T0SOFT). This real-time status bit indicates whether or not the T0 DPLL is tracking its reference within the soft alarm limits specified in the SOFT[6:0] field of the DLIMIT3 register. See section 7.7.6.

0 = No alarm; frequency is within the soft alarm limits

1 = Soft alarm; frequency is outside the soft alarm limits

Bit 4: T4 DPLL Frequency Soft Alarm (T4SOFT). This real-time status bit indicates whether or not the T4 DPLL is tracking its reference within the soft alarm limits specified in the SOFT[6:0] field of the DLIMIT3 register. See section 7.7.6.

0 = No alarm; frequency is within the soft alarm limits

1 = Soft alarm; frequency is outside the soft alarm limits

Bits 2 to 0: T0 DPLL Operating State (T0STATE[2:0]). This real-time status field indicates the current state of the T0 DPLL state machine. Values not listed below correspond to invalid (unused) states. See section 7.7.1.

001 = Free-run

010 = Holdover

100 = Locked

101 = Pre-locked 2

110 = Pre-locked

111 = Loss-of-lock

Register Name: PTAB1

Register Description: Priority Table Register 1

Register Address: 0Ah

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		<u>REI</u>	=1[3:0 <u>]</u>			SELR	EF[3:0]	
Default	0	0	0	0	0	0	0	0

Bits 7 to 4: Highest Priority Valid Reference (REF1[3:0]). This real-time status field indicates the highest-priority valid input reference. When T4T0 = 0 in the MCR11 register, this field indicates the highest priority reference for the T0 DPLL. When T4T0=1, it indicates the highest priority reference for the T4 DPLL. Note that an input reference cannot be indicated in this field if it has been marked invalid in the VALCR1 or VALCR2 register. When the T0 DPLL is in non-revertive mode (REVERT = 0 in the MCR3 register) this field may not have the same value as the SELREF[3:0] field. See section 7.6.2.

0000 = No valid input reference available

0001 to 0010 = {unused value}

0011 = Input IC3

0100 = Input IC4

0101 = Input IC5

0110 = Input IC6

0111 to 1000 = {unused value}

1001 = Input IC9

1010 to 1111 = {unused values}

Bits 3 to 0: Selected Reference (SELREF[3:0]). This real-time status field indicates the current selected reference. When T4T0=0 in the MCR11 register, this field indicates the selected reference for the T0 DPLL. When T4T0 = 1, it indicates the selected reference for the T4 DPLL. Note that an input clock cannot be indicated in this field if it has been marked invalid in the VALCR1 or VALCR2 register. When the T0 DPLL is in non-revertive mode (REVERT = 0 in the MCR3 register) this field may not have the same value as the REF1[3:0] field. See section 7.6.2.

0000 = No valid input reference available

0001 to 0010 = {unused value}

0011 = Input IC3

0100 = Input IC4

0101 = Input IC5

0110 = Input IC6

0111 to 1000 = {unused value}

1001 = Input IC9

1010 to 1111 = {unused value}

Register Name: PTAB2

Register Description: Priority Table Register 2

Register Address: 0Bh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		REI	F3[3:0 <u>]</u>			REF2	2[3:0]	
Default	0	0	0	0	0	0	0	0

Bits 7 to 4: Third Highest Priority Valid Reference (REF3[3:0]). This real-time status field indicates the third highest priority validated input reference. When T4T0 = 0 in the MCR11 register, this field indicates the third highest priority reference for the T0 DPLL. When T4T0 = 1, it indicates the third highest reference for the T4 DPLL. Note that an input reference cannot be indicated in this field if it has been marked invalid in the VALCR1 or VALCR2 register. See section 7.6.2.

0000 = No valid input reference available

0001 to 0010 = {unused value}

0011 = Input IC3

0100 = Input IC4

0101 = Input IC5

0110 = Input IC6

0111 to 1000 = {unused value}

1001 = Input IC9

1010 to 1111 = {unused value}

Bits 3 to 0: Second Highest Priority Valid Reference (REF2[3:0]). This real-time status field indicates the second highest priority validated input reference. When T4T0=0 in the MCR11 register, this field indicates the second highest priority reference for the T0 DPLL. When T4T0=1, it indicates the second highest reference for the T4 DPLL. Note that an input reference cannot be indicated in this field if it has been marked invalid in the VALCR1 or VALCR2 register. See section 7.6.2.

0000 = No valid input reference available

0001 to 0010 = {unused value}

0011 = Input IC3

0100 = Input IC4

0101 = Input IC5

0110 = Input IC6

0111 to 1000 = {unused value}

1001 = Input IC9

1010 to 1111 = {unused value}

Register Name: FREQ1

Register Description: Frequency Register 1

Register Address: 0Ch

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				FREC	2[7:0]			
Default	0	0	0	0	0	0	0	0

The FREQ1, FREQ2 and FREQ3 registers must be read consecutively. See section 8.3.

Bits 7 to 0: Current DPLL Frequency (FREQ[7:0]). The full 19-bit FREQ[18:0] field spans this register, FREQ2 and FREQ3. FREQ is a 2's-complement signed integer that expresses the current frequency as an offset with respect to the master clock frequency (see section 7.3). When T4T0 = 0 in the MCR11 register, FREQ indicates the current frequency offset of the T0 DPLL. When T4T0 = 1, FREQ indicates the current frequency offset of the T4 path. Because the value in this register field is derived from the DPLL integral path, it can be considered an average frequency with a rate of change inversely proportional to the DPLL bandwidth. If LIMINT=1 in the MCR9 register, the value of FREQ freezes when the DPLL reaches its minimum or maximum frequency. The frequency offset in ppm is equal to FREQ[18:0] * 0.0003068. See section 7.7.1.6.

Application Note: Frequency measurements are relative, i.e. they measure the frequency of the selected reference with respect to the local oscillator. As such, when a frequency difference exists, it is difficult to distinguish whether the selected reference is off frequency or the local oscillator is off frequency. In systems with timing card redundancy, the use of two timing cards, master and slave, can address this difficulty. Both master and slave have separate local oscillators, and each measures the selected reference. These two measurements provide the necessary information to distinguish which reference is off frequency, if we make the simple assumption that at most one reference has a significant frequency deviation at any given time (i.e. a single point of failure). If both master and slave indicate a significant frequency offset, then the selected reference must be off frequency. If the master indicates a frequency offset but the slave does not, then the master's local oscillator must be off frequency. Likewise, if the slave indicates a frequency offset but the master does not, then slave's local oscillator must be off frequency.

Register Name: FREQ2

Register Description: Frequency Register 2

Register Address: 0Dh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				FREC	<u>[15:8]</u>			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: Current DPLL Frequency (FREQ[15:8]). See the FREQ1 register description.

Register Name: VALSR1

Register Description: Input Clock Valid Status Register 1

Register Address: 0Eh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		-	<u>IC6</u>	<u>IC5</u>	<u>IC4</u>	IC3	-	
Default	0	0	0	0	0	0	0	0

Bits 5 to 2: Input Clock Valid Status (IC6 to IC3). Each of these real-time status bits is set to 1 when the corresponding input clock is valid. An input is valid if it has no active alarms (HARD = 0, ACT = 0, LOCK = 0 in the corresponding ISR register). See also the MSR1 register and section 7.5.

0 = Invalid

1 = Valid

Register Name: VALSR2

Register Description: Input Clock Valid Status Register 2

Register Address: 0Fh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		HORDY						IC9
Default	0	0	0	0	0	0	0	0

Bit 6: Holdover Frequency Ready (HORDY). This real-time status bit is set to 1 when the T0 DPLL has a holdover value that has been averaged over the 1-second holdover averaging period. See the related latched status bit in MSR4 and section 7.7.1.6.

Bit 0: Input Clock Valid Status (IC9). This bit has the same behavior as the bits in VALSR1 but for the IC9 clock.

Register Name: ISR2

Register Description: Input Status Register 2

Register Address: 11h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name			ACT4	LOCK4			ACT3	LOCK3	
Default	0	0	1	0	0	0	1	0	

Bit 5: Activity Alarm for Input Clock 4 (ACT4). This real-time status bit is set to 1 when the leaky bucket accumulator for IC4 reaches the alarm threshold specified in the LBxU register (where 'x' in 'LBxU' is specified in the BUCKET field of ICR4). An activity alarm clears the IC4 status bit in the VALSR1 register, invalidating the IC4 clock. See section 7.5.2.

Bit 4: Phase Lock Alarm for Input Clock 4 (LOCK4). This status bit is set to 1 if IC4 is the selected reference and the T0 DPLL cannot phase lock to IC4 within the duration specified in the PHLKTO register (default = 100 seconds). A phase lock alarm clears the IC4 status bit in VALSR1, invalidating the IC4 clock. If LKATO = 1 in MCR3 then LOCK4 is automatically cleared after a time-out period of 128 seconds. LOCK4 is a read/write bit. System software can clear LOCK4 by writing 0 to it, but writing 1 is ignored. See section 7.7.1.

Bit 1: Activity Alarm for Input Clock 3 (ACT3). This bit has the same behavior as the ACT4 bit but for the IC3 input clock.

Bit 0: Phase Lock Alarm for Input Clock 3 (LOCK3). This bit has the same behavior as the LOCK4 bit but for the IC3 input clock.

Register Name: ISR3

Register Description: Input Status Register 3

Register Address: 12h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		-	ACT6	LOCK6	-	1	ACT5	LOCK5
Default	0	0	1	0	0	0	1	0

This register has the same behavior as the and ISR2 registers, but for input clocks IC5 and IC6.

Register Name: ISR5

Register Description: Input Status Register 5

Register Address: 14h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name							ACT9	LOCK9
Default	0	0	0	0	0	0	1	0

This register has the same behavior as the ISR2 register, but for input clock IC9.

Register Name: MSR4

Register Description: Master Status Register 4

Register Address: 17h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name		HORDY	MRAA						
Default	0	0	0	0	0	0	0	0	

Bit 6: Holdover Frequency Ready (HORDY). This latched status bit is set to 1 when the T0 DPLL has a holdover value that has been averaged over the 1-second holdover averaging period. HORDY is cleared when written with a 1. When HORDY is set it can cause an interrupt request on the INTREQ pin if the HORDY interrupt enable bit is set in the IER4 register. See section 7.7.1.6.

Bit 5: Multi-Register Access Aborted (MRAA). This latched status bit is set to 1 when a multi-byte access (read or write) is interrupted by another access to the device. MRAA is cleared when written with a 1. MRAA cannot cause an interrupt to occur. See section 8.3.

Register Name: IPR2

Register Description: Input Priority Register 2

Register Address: 19h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name		PRI4	[3:0]		PRI3[3:0]				
Default	0	0	1	1	0	0	1	0	

Bits 7 to 4: Priority for Input Clock 4 (PRI4[3:0]). Priority 0001 is highest; priority 1111 is lowest. When MCR11:T4T0=0, PRI4 configures IC4's priority for the T0 DPLL. See section 7.6.1. When PRI4 is written with a value > 0, IPR3:PRI6 will be forced to 0 (disabled).

0000 = IC4 unavailable for selection.

0001-1111 = IC4 relative priority

Bits 3 to 0: Priority for Input Clock 3 (PRI3[3:0]). Priority 0001 is highest; priority 1111 is lowest. When MCR11:T4T0=0, PRI3 configures IC3's priority for the T0 DPLL. See section 7.6.1. When PRI3 is written with a value > 0, IPR3:PRI5 will be forced to 0 (disabled).

0000 = IC3 unavailable for selection.

0001-1111 = IC3 relative priority

Register Name: IPR3

Register Description: Input Priority Register 3

Register Address: 1Ah

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name		PRI6	[3:0]		PRI5[3:0]				
Default	0	0	0	0	0	0	0	0	

This register has the same behavior as IPR2 but for input clocks IC5 and IC6.

Register Name: IPR5

Register Description: Input Priority Register 5

Register Address: 1Ch

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name		-	-		PRI9[3:0]				
Default	0	0	0	0	0	1	0	0	

This register has the same behavior as IPR2 but for input clock IC9.

Register Name: ICR3, ICR4, ICR5, ICR6, ICR9

Register Description: Input Configuration Register 3, 4, 5, 6, 9

Register Address: 22h, 23h, 24h, 25h, 28h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	DIVN	LOCK8K	BUCK	ET[1:0]		FREC	2[3:0]	
Default	0	0	0	0		see b	elow	

These registers are identical in function. ICRx is the control register for input clock ICx.

Bit 7: DIVN Mode (DIVN). When DIVN is set to 1 and LOCK8K=0, the input clock is divided down by a programmable pre-divider. The resulting output clock is then passed to the DPLL. All input clocks for which DIVN=1 are divided by the factor specified in DIVN1 and DIVN2. When DIVN=1 and LOCK8K=0 in an ICR register, the FREQ field of that register must be set to the input frequency divided by the divide factor. When DIVN=1 and LOCK8K=1 in an ICR register, the FREQ field of that register is decoded as the alternate frequencies. See sections 7.4.2.2 and 7.4.2.4.

0 = Disabled

1 = Enabled

Bit 6: LOCK8K Mode (LOCK8K). When LOCK8K is set to 1 and DIVN=0, the input clock is divided down by a preset pre-divider. The resulting output clock, which is always 8 kHz, is then passed to the DPLL. LOCK8K is ignored when DIVN=0 and FREQ[3:0] = 1001 (2 kHz) or 1010 (4 kHz). When DIVN=1 and LOCK8K=1 in an ICR register, the FREQ field of that register is decoded as the alternate frequencies. See sections 7.4.2.2 and 7.4.2.3

0 = Disabled

1 = Enabled

Bits 5 to 4: Leaky Bucket Configuration (BUCKET[1:0]). Each input clock has leaky bucket accumulator logic in its activity monitor. The LBxy registers at addresses 50h to 5Fh specify four different leaky bucket configurations. Any of the four configurations can be specified for the input clock. See section 7.5.2.

00 = leaky bucket configuration 0

01 = leaky bucket configuration 1

10 = leaky bucket configuration 2

11 = leaky bucket configuration 3

Bits 3 to 0: Input Clock Frequency (FREQ[3:0]). When DIVN=0 and LOCK8K=0 (standard direct-lock mode), this field specifies the input clock's nominal frequency for direct-lock operation. When DIVN=0 and LOCK8K=1 (LOCK8K mode) this field specifies the input clock's nominal frequency for LOCK8K operation. When DIVN=1 and LOCK8K=0 (DIVN mode), this field specifies the frequency after the DIVN divider (i.e. input frequency divided by DIVN + 1). When DIVN=1 and LOCK8K=1 (alternate direct-lock frequencies), this field specifies the input clock's nominal frequency for direct-lock operation.

DIVN=0 or LOCK8K=0: (Standard direct-lock mode, LOCK8K mode, or DIVN mode)

0000 = 8 kHz

0001 = 1544 or 2048 kHz (as determined by SONSDH bit in the MCR3 register)

0010 = 6.48 MHz

0011 = 19.44 MHz

0100 = 25.92 MHz

0101 = 38.88 MHz

0110 = 51.84 MHz

0111 = 77.76 MHz

1000 = 155.52 MHz (only valid for LVDS inputs)

1001 = 2 kHz

1010 = 4 kHz

1011 = 6312 kHz

1100 = 5 MHz

1101 = 31.25 MHz (not a multiple of 8 kHz and therefore not valid for LOCK8K mode)

1110 to 1111 = undefined

DIVN=1 and LOCK8K=1: (Alternate direct-lock frequency decode)

0000 = 10 MHz (internally divided down to 5 MHz)

0001 = 25 MHz (internally divided down to 5 MHz)

0010 = 62.5 MHz (internally down to 31.25 MHz)

0011 = 125 MHz (internally down to 31.25 MHz)

0100 = 156.25 MHz (differential inputs only, internally divided down to 31.25 MHz)

0101 to 1111 = undefined

FREQ[3:0] Default Values:

ICR3 – ICR4: 0000b ICR5 – ICR9: 0011b

Register Name: VALCR1

Register Description: Input Clock Valid Control Register 1

Register Address: 30h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			IC6	IC5	IC4	IC3		
Default	1	0	1	1	1	1	0	0

Bits 5 to 2: Input Clock Valid Control (IC6 to IC3). These control bits can be used to force input clocks to be considered invalid. If a clock is invalidated by one of these control bits it will not appear in the priority table in the PTAB1 and PTAB2 registers, even if the clock is otherwise valid. These bits are useful when system software needs to force clocks to be invalid in response to OAM commands. Note that setting a VALCR bit low has no effect on the corresponding bit in the VALSR registers. See sections 7.6.2.

0 = Force invalid

1 = Don't force invalid; determine validity normally

Register Name: VALCR2

Register Description: Input Clock Valid Control Register 2

Register Address: 31h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name								IC9	Ī
Default	0	0	0	0	0	0	0	1	Ī

Bit 0: Input Clock Valid Control (IC9). This bit has the same behavior as the bits in VALCR1 but for the IC9 input clock.

Register Description: Master Configuration Register 1

Register Address: 32h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RST	1	FREN	LOCKPIN			TOSTATE[2:0]
Default	0	0	1	0	0	0	0	0

Bit 7: Device Reset (RST). When this bit is high the entire device is held in reset, and all register fields, except the RST bit itself, are reset to their default states. When RST is active, the register fields with pin-programmed defaults do not latch their values from the corresponding input pins. Instead these fields are reset to the default values that were latched from the pins when the RST pin was last active. See section 7.11.

0 = Normal operation

1 = Reset

Bit 5: Frequency Range Detect Enable (FREN). When this bit is high the frequency of each input clock is measured and used to quickly declare the input inactive.

0 = Frequency Range Detect disabled

1 = Frequency Range Detect enabled

Bit 4: T0 DPLL LOCK Pin Enable (LOCKPIN). When this bit is high the LOCK pin indicates when the T0 DPLL state machine is in the LOCK state (OPSTATE.TOSTATE=100).

0 = LOCK pin is not driven

1 = LOCK pin is driven high when the T0 DPLL is in the Lock state

Bits 2 to 0: T0 DPLL State Control (T0STATE[2:0]). This field allows the T0 DPLL state machine to be forced to a specified state. The state machine will remain in the forced state, and therefore cannot react to alarms and other events, as long as T0STATE is not equal to 000. See section 7.7.1.

000 = Automatic (normal state machine operation)

001 = Free-run

010 = Holdover

011 = {unused value}

100 = Locked

101 = Pre-locked 2

110 = Pre-locked

111 = Loss-of-lock

Register Description: Master Configuration Register 2

Register Address: 33h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name		-	1		T0FORCE[3:0]				
Default	0	0	0	0	1	1	1	1	

Bits 3 to 0: T0 DPLL Force Selected Reference (T0FORCE[3:0]). This field provides a way to force a specified input clock to be the selected reference for the T0 DPLL. Internally this is accomplished by forcing the clock to have the highest priority (as specified in PTAB1:REF1). In revertive mode (MCR3:REVERT=1) the forced clock automatically becomes the selected reference (as specified in PTAB1:SELREF) as well. In nonrevertive mode the forced clock only becomes the selected reference when the existing selected reference is invalidated or made unavailable for selection.

When a reference is forced, the activity monitor for that input and the T0 DPLL's loss-of-lock timeout logic all continue to operate and affect the relevant ISR, VALSR and MSR register bits. However, when the reference is declared invalid the T0 DPLL is not allowed to switch to another input clock. The T0 DPLL continues to respond to the fast activity monitor, transitioning to mini-holdover in response to short-term events and to full holdover in response to longer events. See section 7.6.3.

0000 = Automatic source selection (normal operation)

0001 = {unused value, undefined}

0010 = {unused value, undefined}

0011 = Force to IC3

0100 = Force to IC4

0101 = Force to IC5

0110 = Force to IC6

0111 = {unused value}

1000 = {unused value, undefined}

1001 = Force to IC9

1010 to 1110 = {unused values}

1111 = Automatic source selection (normal operation)

Register Description: Master Configuration Register 3

Register Address: 34h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AEFSEN	LKATO	XOEDGE	FRUNHO	EFSEN	SONSDH		REVERT
1	1	0	0	1	see below	1	0

Bit 7: Auto External Frame Sync Enable (AEFSEN). This bit has two modes depending on the SOURCE field of FSCR3. See section 7.9.

SOURCE != 11XX:

- 0 = EFSEN bit (bit 3 below) enables and disables the external frame sync on the SYNCn pin
- 1 = The external frame sync is enabled when EFSEN=1 and the T0 DPLL is locked to the input clock specified in the SOURCE field of FSCR3.

SOURCE = 11XX:

- 0 = External frame sync enabled according to EFSEN bit.
- 1 = When the selected reference changes the EFSEN bit clears and the external frame sync is disabled. (EFSEN bit must be set to enable it again.)
- **Bit 6: Phase Lock Alarm Timeout (LKATO).** This bit controls how phase alarms on input clocks can be terminated. Phase alarms are indicated by the LOCK bits in ISR registers.
 - 0 = Phase alarms on input clocks can only be cancelled by software.
 - 1 = Phase alarms are automatically cancelled after a time-out period of 128 seconds.
- **Bit 5: Local Oscillator Edge (XOEDGE).** This bit specifies the significant clock edge of the local oscillator clock signal on the REFCLK input pin. The faster edge should be selected for best jitter performance. See section 7.3.
 - 0 = Rising edge
 - 1 = Falling edge
- **Bit 4: Free-Run Holdover (FRUNHO).** When this bit is set to 1 the T0 DPLL holdover frequency is set to 0 ppm so the output frequency accuracy is set by the external oscillator accuracy. This effects both mini-holdover and the holdover state.
 - 0 = Digital holdover
 - 1 = Free-Run holdover, 0 ppm
- **Bit 3: External Frame Sync Enable (EFSEN).** When this bit is set to 1 the T0 DPLL looks for a frame sync pulse on the SYNCn pin(s). When FSCR3.SOURCE=11XX the function of this bit can be modified according to the setting of the AEFSEN bit. See the AEFSEN bit description above for more information. See section 7.9.
 - 0 = Disable external frame sync; ignore SYNCn pin(s)
 - 1 = Enable external frame sync on SYNCn pin(s)
- **Bit 2: SONET or SDH Frequencies (SONSDH).** This bit specifies the clock rate for input clocks with FREQ=0001 in the ICR registers (20h to 28h). During reset the default value of this bit is latched from the SONSDH pin. See section 7.4.2.
 - 0 = 2048 kHz
 - 1 = 1544 kHz.
- **Bit 0: Revertive Mode (REVERT).** This bit configures the T0 DPLL for revertive or non-revertive operation. (The T4 DPLL is always revertive). In revertive mode, if an input clock with a higher priority than the selected reference becomes valid, the higher-priority reference immediately becomes the selected reference. In non-revertive mode the higher-priority reference does not immediately become the selected reference but does become the highest-priority reference in the priority table (REF1 field in the PTAB1 register). See section 7.6.2.

Register Description: Master Configuration Register 4

Register Address: 35h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		-	1	1	T4FORCE[3:0]					
Default	1	0	0	0	0	0	0	0		

Bits 3 to 0: T4 DPL Force Selected Reference (T4FORCE[3:0]). This field provides a way to force a specified input clock to be the selected reference for the T4 DPLL. Internally this is accomplished by forcing the clock to have the highest priority (as specified in PTAB1:REF1). Since the T4 DPLL always operates in revertive mode, the forced clock automatically becomes the selected reference (as specified in PTAB1:SELREF) as well.

When a reference is forced, the activity monitor for that input continues to operate and affect the relevant ISR, VALSR and MSR register bits. See section 7.6.3.

0000 = Automatic source selection (normal operation)

0001 = {unused value, undefined}

0010 = {unused value, undefined}

0011 = Force to IC3

0100 = Force to IC4

0101 = Force to IC5

0110 = Force to IC6

0111 = {unused value, undefined}

1000 = {unused value, undefined}

1001 = Force to IC9

1010 to 1110 = {unused value, undefined}

1111 = Automatic source selection (normal operation)

Register Name: MCR5

Register Description: Master Configuration Register 5

Register Address: 36h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	RSV4	RSV3	RSV2	RSV1			IC6SF		l
Default	0	0	0	0	0	0	0	0	1

Bit 7: Reserved Bit 4 (RSV4). This bit is reserved for future use, it can be written to and read back.

Bit 6: Reserved Bit 3 (RSV3). This bit is reserved for future use, it can be written to and read back.

Bit 5: Reserved Bit 2 (RSV2). This bit is reserved for future use, it can be written to and read back.

Bit 4: Reserved Bit 1 (RSV1). This bit is reserved for future use, it can be written to and read back.

Bit 1: Input Clock 6 Signal Format (IC6SF). For backward compatibility this bit can be written to and read back, but it does not affect the IC6POS/NEG inputs pins. See Section 7.4.1.

Register Description: Master Configuration Register 6

Register Address: 38h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	DIG2AF	DIG2SS	DIG1SS	-	-	-	-	
Default	0	see below	see below	1	1	1	1	1

Bit 7: Digital Alternate Frequency (DIG2AF). Selects alternative frequencies.

0 = Digital2 NxE1 or NxDS1 frequency specified by DIG2SS and MCR7:DIG2F.

1 = Digital2 6.312 MHz, 10 MHz or Nx19.44 MHz frequency specified by DIG2SS and MCR7:DIG2F.

Bit 6: Digital2 SONET or SDH Frequencies (DIG2SS). This bit specifies whether the clock rates generated by the Digital2 clock synthesizer are multiples of 1.544 MHz (SONET-compatible) or multiples of 2.048 MHz (SDH-compatible) or alternate frequencies. The specific multiple is set in the DIG2F field of the MCR7 register. When RST=0 the default value of this bit is latched from the SONSDH pin.

DIG2AF=0:

0 = Multiples of 2048 kHz

1 = Multiples of 1544 kHz

DIG2AF=1:

6.312 MHz, 10 MHz or Nx19.44 MHz

Bit 5: Digital1 SONET or SDH Frequencies (DIG1SS). This bit specifies whether the clock rates generated by the Digital1 clock synthesizer are multiples of 1544 kHz (SONET-compatible) or multiples of 2048 kHz (SDH-compatible). The specific multiple is set in the DIG1F field of the MCR7 register. When $\overline{\text{RST}}$ =0 the default value of this bit is latched from the SONSDH pin.

0 = Multiples of 2048 kHz

1 = Multiples of 1544 kHz

Register Description: Master Configuration Register 7

Register Address: 39h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	DIG2	F[1:0]	DIG1	F[1:0]			-	
Default	0	0	0	0	1	0	0	0

Bits 7 to 6: Digital2 Frequency (DIG2F[1:0]). This field, MCR6:DIG2SS and MCR6:DIG2AF configure the frequency of the Digital2 clock synthesizer.

DIG2	PAF=0	DIG2AF=1				
<u>DIG2SS = 1</u>	<u>DIG2SS = 0</u>	<u>DIG2SS = 1</u>	<u>DIG2SS = 0</u>			
00 = 1544 kHz	00 = 2048 kHz	00 = 19.44 MHz	00 = 6.312 MHz			
01 = 3088 kHz	01 = 4096 kHz	01 = 38.88 MHz	01 = undefined			
10 = 6176 kHz	10 = 8192 kHz	10 = undefined	10 = 10 MHz			
11 = 12352 kHz	11 = 16384 kHz	11 = undefined	11 = undefined			

Bits 5 to 4: Digital1 Frequency (DIG1F[1:0]). This field and MCR6:DIG1SS configure the frequency of the Digital1 clock synthesizer.

<u>DIG1SS = 1</u>	<u>DIG1SS = 0</u>
00 = 1544 kHz	00 = 2048 kHz
01 = 3088 kHz	01 = 4096 kHz
10 = 6176 kHz	10 = 8192 kHz
11 = 12352 kHz	11 = 16384 kHz

Register Name: MCR8

Register Description: Master Configuration Register 8

Register Address: 3Ah

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name							OC6SF[1:0]	
Default	0	0	0	0	0	0	1	0

Bits 1 to 0: Output Clock 6 Signal Format (OC6SF[1:0]). See section 7.8.1.

00 = Output disabled

01 = 3V LVPECL level compatible

10 = 3V LVDS compatible (default)

11 = 3V LVDS compatible

Register Description: Master Configuration Register 9

Register Address: 3Bh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	AUTOBW	-		-	LIMINT	-	-		Ī
Default	1	1	1	1	1	0	1	1	Ī

Bit 7: Automatic Bandwidth Selection (AUTOBW). See section 7.7.3.

- 0 = Always selects locked bandwidth from the T0LBW register
- 1 = Automatically selects either locked bandwidth (T0LBW register) or acquisition bandwidth (T0ABW register) as appropriate

Bit 3: Limit Integral Path (LIMINT). When this bit is set to 1, the T0 DPLL's integral path is limited (i.e. frozen) when the DPLL reaches minimum or maximum frequency, as set by the HARDLIM field in DLIMIT1 and DLIMIT2. When the integral path is frozen, the current DPLL frequency in registers FREQ1, FREQ2 and FREQ3 is also frozen. Setting LIMINT=1 minimizes overshoot when the DPLL is pulling in. See section 7.7.3.

- 0 = Don't freeze integral path at min/max frequency
- 1 = Freeze integral path at min/max frequency

Register Description: Master Clock Frequency Adjustment Register 1

Register Address: 3Ch

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				MCLKFF	REQ[7:0]			
Default	1	0	0	1	1	0	0	1

The MCLK1 and MCLK2 registers must be read consecutively and written consecutively. See section 8.3.

Bits 7 to 0: Master Clock Frequency Adjustment (MCLKFREQ[7:0]). The full 16-bit MCLKFREQ[15:0] field spans this register and MCLK2. MCLKFREQ is an unsigned integer that adjusts the frequency of the internal 204.8MHz master clock with respect to the frequency of the local oscillator clock on the REFCLK pin by up to +514ppm and -771 ppm. The master clock adjustment has the effect of speeding up the master clock with a positive adjustment and slowing it down with a negative adjustment. For example, if the oscillator connected to REFCLK has an offset of +1 ppm then the adjustment should be -1 ppm to correct the offset.

The formulas below translate adjustments to register values and vice versa. The default register value of 39,321 corresponds to 0 ppm. See section 7.3.

MCLKFREQ[15:0] = adjustment_in_ppm / 0.0196229 + 39,321

adjustment_in_ppm = (MCLKFREQ[15:0] - 39,321) * 0.0196229

Register Name: MCLK2

Register Description: Master Clock Frequency Adjustment Register 2

Register Address: 3Dh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				MLCKFR	EQ[15:8]			
Default	1	0	0	1	1	0	0	1

Bits 7 to 0: Master Clock Frequency Adjustment (MCLKFREQ[15:8]). See the MCLK1 register description.

Register Name: HOCR3

Register Description: Holdover Configuration Register 3

Register Address: 40h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	AVG			-	-			
Default	1	0	0	0	1	0	0	0

See section 8.3 for important information about writing and reading this register.

Bit 7: Averaging (AVG). When this bit is set to 1 the T0 DPLL uses the averaged frequency value during holdover mode. When FRUNHO=1 in the MCR3 register, this bit is ignored. See section 7.7.1.6.

0 = Not averaged frequency; holdover frequency is either freerun (FRUNHO=1) or instantaneously frozen

1 = Averaged frequency over the last 1 second while locked to the input

Register Name: DLIMIT1

Register Description: DPLL Frequency Limit Register 1

Register Address: 41h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				HARD	DLIM[7:0]			
Default	0	1	1	1	0	1	1	0

The DLIMIT1 and DLIMIT2 registers must be read consecutively and written consecutively. See section 8.3.

Bits 7 to 0: DPLL Hard Frequency Limit (HARDLIM[7:0]). The full 10-bit HARDLIM[9:0] field spans this register and DLIMIT2. HARDLIM is an unsigned integer that specifies the hard frequency limit or pull-in/hold-in range of the T0 DPLL. When frequency limit detection is enabled by setting FLLOL=1 in the DLIMIT3 register, if the DPLL frequency exceeds the hard limit then the DPLL declares loss-of-lock. The hard frequency limit in ppm is ±HARDLIM[9:0] * 0.0782. The default value is normally ±9.2 ppm. If external reference switching mode is enabled during reset (see section 7.6.5), the default value is configured to ±79.794 ppm (3FFh). See section 7.7.6.

Register Name: DLIMIT2

Register Description: DPLL Frequency Limit Register 1

Register Address: 42h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		-				-	HARDL	IM[9:8]
Default	0	0	0	0	0	0	0	0

Bits 1 to 0: DPLL Hard Frequency Limit (HARDLIM[9:8]). See the DLIMIT1 register description.

Register Name: IER1

Register Description: Interrupt Enable Register 1

Register Address: 43h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		-	IC6	IC5	IC4	IC3	-	
Default	0	0	0	0	0	0	0	0

Bits 5 to 2 Interrupt Enable for Input Clock Status Change (IC6 to IC3. Each of these bits is an interrupt enable control for the corresponding bit in the MSR1 register.

0 = Mask the interrupt

1 = Enable the interrupt

Register Name: IER2

Register Description: Interrupt Enable Register 2

Register Address: 44h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	STATE	SRFAIL						IC9
Default	0	0	0	0	0	0	0	0

Bit 7: Interrupt Enable for T0 DPLL State Change (STATE). This bit is an interrupt enable for the STATE bit in the MSR2 register.

0 = Mask the interrupt

1 = Enable the interrupt

Bit 6: Interrupt Enable for Selected Reference Failed (SRFAIL). This bit is an interrupt enable for the SRFAIL bit in the MSR2 register.

0 = Mask the interrupt

1 = Enable the interrupt

Bit 0: Interrupt Enable for Input Clock Status Change (IC9). This bit is an interrupt enable control for the IC9 bit in the MSR2 register.

0 = Mask the interrupt

1 = Enable the interrupt

Register Name: IER3

Register Description: Interrupt Enable Register 3

Register Address: 45h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	FSMON	T4LOCK						
Default	0	0	0	0	0	0	0	0

Bit 7: Interrupt Enable for Frame Sync Input Monitor Alarm (FSMON). This bit is an interrupt enable for the FSMON bit in the MSR3 register.

0 = Mask the interrupt

1 = Enable the interrupt

Bit 6: Interrupt Enable for the T4 DPLL Lock Status Change (T4LOCK). This bit is an interrupt enable for the T4LOCK bit in the MSR3 register.

0 = Mask the interrupt

1 = Enable the interrupt

Register Name: DIVN1

Register Description: DIVN Register 1

Register Address: 46h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				DIVN	N[7:0]			
Default	1	1	1	1	1	1	1	1

The DIVN1 and DIVN2 registers must be read consecutively and written consecutively. See section 8.3.

Bits 7 to 0: DIVN Factor (DIVN[7:0]). The full 16-bit DIVN[15:0] field spans this register and DIVN2. This field contains the integer value used to divide the frequency of input clocks that are configured for DIVN mode. The frequency is divided by DIVN[15:0] + 1. See section 7.4.2.4.

Register Name: DIVN2

Register Description: DIVN Register 2

Register Address: 47h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				DIVN	[15:8]			
Default	0	0	1	1	1	1	1	1

Bits 7 to 0: DIVN Factor (DIVN[15:8]). See the DIVN1 register description.

Register Description: Master Configuration Register 10

Register Address: 48h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	1	SRFPIN	UFSW	EXTSW	PBOFRZ	PBOEN	-	
Default	1	0	0	see below	0	1	0	0

Bit 6: SRFAIL Pin Enable (SRFPIN). When this bit is set to 1, the SRFAIL pin is enabled. When enabled the SRFAIL pin follows the state of the SRFAIL status bit in the MSR2 register. This gives the system a very fast indication of the failure of the current reference. See section 7.5.3.

0 = SRFAIL pin disabled (not driven)

1 = SRFAIL pin enabled

Bit 5: Ultra-Fast Switching Mode (UFSW). See section 7.6.4.

0 = Disabled

1 = Enabled. The current reference source is disqualified after less than three missing clock cycles.

Bit 4: External Reference Switching Mode (EXTSW). This bit enables external reference switching mode. In this mode, if the SRCSW pin is high the T0 DPLL is forced to lock to input IC3 (if the priority of IC3 is non-zero) or IC5 (if the priority of IC3 is zero) whether or not the selected input has a valid reference signal. If the SRCSW pin is low the device is forced to lock to input IC4 (if the priority of IC4 is non-zero) or IC6 (if the priority of IC4 is zero) whether or not the selected input has a valid reference signal. During reset the default value of this bit is latched from the SRCSW pin. This mode only controls the T0 DPLL. The T4 DPLL is not affected. See section 7.6.5.

0 = Normal operation

1 = External switching mode

Bit 3: Phase Build-Out Freeze (PBOFRZ). This bit freezes the current input-output phase relationship and does not allow further phase build-out events to occur. This bit affects phase build-out in response to reference switching (section 7.7.7.1).

0 = Not frozen

1 = Frozen

Bit 2: Phase Build-Out Enable (PBOEN). When this bit is set to 1 a phase build-out event occurs every time the T0 DPLL changes to a new reference, including exiting the Holdover and Free-run states. When this bit is set to 0, the T0 DPLL locks to the new source with zero degrees of phase difference. See section 7.7.7.

Register Name: MCR11

Register Description: Master Configuration Register 11

Register Address: 4Bh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		-		T4T0	-	-	-	
Default	0	0	0	0	0	0	0	0

Bit 4: T4 or T0 Path Select (T4T0). This bit specifies which path is being accessed when reads or writes are made to the following registers: PTAB1, PTAB2, FREQ1, FREQ2, FREQ3, IPR2, IPR3, IPR5, PHASE1 and PHASE2.

0 = T0 path

1 = T4 path

Register Name: DLIMIT3

Register Description: DPLL Frequency Limit Register 3

Register Address: 4Dh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	FLLOL				SOFTLIM[6:0)]		
Default	1	0	0	0	1	1	1	0

Bit 7: Frequency Limit Loss of Lock (FLLOL). When this bit is set to 1, the T0 DPLL and the T4 DPLL internally declare loss-of-lock when their hard limits are reached. The T0 DPLL hard frequency limit is set in the HARDLIM[9:0] field in the DLIMIT1 and DLIMIT2 registers. The T4 DPLL hard frequency limit is fixed at ± 80 ppm. See section 7.7.6.

0 = DPLL declares loss-of-lock normally

1 = DPLL also declares loss-of-lock when the hard frequency limit is reached

Bits 6 to 0: DPLL Soft Frequency Limit (SOFTLIM6:0]). This field is an unsigned integer that specifies the soft frequency limit for the T0 DPLL and the T4 DPLL. The soft limit is only used for monitoring; exceeding this limit does not cause loss-of-lock. The limit in ppm is \pm SOFTLIM[6:0] * 0.628. The default value is \pm 8.79 ppm. When the T0 DPLL frequency reaches the soft limit the T0SOFT status bit is set in the OPSTATE register. When the T4 DPLL frequency reaches the soft limit the T4SOFT status bit is set in OPSTATE. See section 7.7.6.

Register Name: IER4

Register Description: Interrupt Enable Register 4

Register Address: 4Eh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		HORDY						
Default	0	0	0	0	0	0	0	0

Bit 6: Interrupt Enable for Holdover Frequency Ready (HORDY). This bit is an interrupt enable for the HORDY bit in the MSR4 register.

0 = Mask the interrupt

1 = Enable the interrupt

Register Name: OCR5

Register Description: Output Configuration Register 1

Register Address: 4Fh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			AOF6			AOF3		
Default	0	0	0	0	0	0	0	0

Bit 5: Alternate Output Frequency Mode Select 6 (AOF6). This bit controls the decoding of the OCR3.OFREQ6 field for the OC6 pin.

0 = Standard decodes

1 = Alternate decodes

Bit 2: Alternate Output Frequency Mode Select 3 (AOF3). This bit controls the decoding of the OCR2.OFREQ3 field for the OC3 pin.

0 = Standard decodes

1 = Alternate decodes

Register Name: LB0U

Register Description: Leaky Bucket 0 Upper Threshold Register

Register Address: 50h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				LB0L	J[7:0]			
Default	0	0	0	0	0	1	1	0

Bits 7 to 0: Leaky Bucket 0 Upper Threshold (LB0U[7:0]). When the leaky bucket accumulator is equal to the value stored in this field, the activity monitor declares an activity alarm by setting the input clock's ACT bit in the appropriate ISR register. Registers LB0U, LB0L, LB0S and LB0D together specify leaky bucket configuration 0. See section 7.5.2.

Register Name: LB0L

Register Description: Leaky Bucket 0 Lower Threshold Register

Register Address: 51h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				LB0L	_[7:0]			
Default	0	0	0	0	0	1	0	0

Bits 7 to 0: Leaky Bucket 0 Lower Threshold (LB0L[7:0]). When the leaky bucket accumulator is equal to the value stored in this field, the activity monitoring logic clears the activity alarm (if previously declared) by clearing the input clock's ACT bit in the appropriate ISR register. Registers LB0U, LB0L, LB0S and LB0D together specify leaky bucket configuration 0. See section 7.5.2.

Register Name: LB0S

Register Description: Leaky Bucket 0 Size Register

Register Address: 52h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				LB09	S[7:0]			
Default	0	0	0	0	1	0	0	0

Bits 7 to 0: Leaky Bucket 0 Size (LB0S[7:0]). This field specifies the maximum value of the leaky bucket. The accumulator cannot increment past this value. Registers LB0U, LB0L, LB0S and LB0D together specify leaky bucket configuration 0. See section 7.5.2.

Register Name: LB0D

Register Description: Leaky Bucket 0 Decay Rate Register

Register Address: 53h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name							LB0D	[1:0]
Default	0	0	0	0	0	0	0	1

Bits 1 to 0: Leaky Bucket 0 Decay Rate (LB0D[1:0]). This field specifies the decay or "leak" rate of the leaky bucket accumulator. For each period of 1, 2, 4 or 8 128-ms intervals in which no irregularities are detected on the input clock, the accumulator decrements by 1. Registers LB0U, LB0L, LB0S and LB0D together specify leaky bucket configuration 0. See section 7.5.2.

00 = decrement every 128 ms (8 units/second)

01 = decrement every 256 ms (4 units/second)

10 = decrement every 512 ms (2 units/second)

11 = decrement every 1024 ms (1 unit/second)

Register Name: LB1U, LB2U, LB3U

Register Description: Leaky Bucket 1/2/3 Upper Threshold Register

Register Address: 54h, 58h, 5Ch

	Bit /	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				LB	(U[7:0]			
Default	0	0	0	0	0	1	1	0

Bits 7 to 0: Leaky Bucket 'x' Upper Threshold (LBxU[7:0]). See the LB0U register description.

Registers LB1U, LB1L, LB1S and LB1D together specify leaky bucket configuration 1. Registers LB2U, LB2L, LB2S and LB2D together specify leaky bucket configuration 2. Registers LB3U, LB3L, LB3S and LB3D together specify leaky bucket configuration 3.

Register Name: LB1L, LB2L, LB3L

Register Description: Leaky Bucket 1/2/3 Lower Threshold Register

Register Address: 55h, 59h, 5Dh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				LB	kL[7:0]			
Default	0	0	0	0	0	1	0	0

Bits 7 to 0: Leaky Bucket 'x' Lower Threshold (LBxL[7:0]). See the LB0L register description.

Registers LB1U, LB1L, LB1S and LB1D together specify leaky bucket configuration 1. Registers LB2U, LB2L, LB2S and LB2D together specify leaky bucket configuration 2. Registers LB3U, LB3L, LB3S and LB3D together specify leaky bucket configuration 3.

Register Name: LB1S, LB2S, LB3S

Register Description: Leaky Bucket 1/2/3 Size Register

Register Address: 56h, 5Ah, 5Eh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				LB	kS[7:0]			
Default	0	0	0	0	1	0	0	0

Bits 7 to 0: Leaky Bucket 'x' Size (LBxS[7:0]). See the LB0S register description.

Registers LB1U, LB1L, LB1S and LB1D together specify leaky bucket configuration 1. Registers LB2U, LB2L, LB2S and LB2D together specify leaky bucket configuration 2. Registers LB3U, LB3L, LB3S and LB3D together specify leaky bucket configuration 3.

Register Name: LB1D, LB2D, LB3D

Register Description: Leaky Bucket 1/2/3 Decay Rate Register

Register Address: 57h, 5Bh, 5Fh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			1			1	LBxD	[1:0]
Default	0	0	0	0	0	0	0	1

Bits 1 to 0: Leaky Bucket 'x' Decay Rate (LBxD[1:0]). See the LB0D register description.

Registers LB1U, LB1L, LB1S and LB1D together configure leaky bucket algorithm 1. Registers LB2U, LB2L, LB2S and LB2D together configure leaky bucket algorithm 2. Registers LB3U, LB3L, LB3S and LB3D together configure leaky bucket algorithm 3.

Register Name: OCR2

Register Description: Output Configuration Register 2

Register Address: 61h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	0	0	0	0		OFRE	Q3[3:0]	
Default	0	0	0	0		see b	elow	

Bits 3 to 0: Output Frequency of OC3 (OFREQ3[3:0]). This field specifies the frequency of output clock OC3. The frequencies of the T0 APLL and T4 APLL are configured in the T0CR1 and T4CR1 registers. The Digital1 and Digital2 frequencies are configured in the MCR7 register. See section 7.8.2.3. The default frequency is set by the O3F[2:0] bits, see Table 7-18. The decode of this field is controlled by the value of the OCR5.AOF3 bit.

```
AOF3=0: (standard decodes)
       0000 = Output disabled (i.e. low)
       0001 = 2 \text{ kHz}
       0010 = 8 \text{ kHz}
       0011 = Digital2 (see Table 7-8)
       0100 = Digital1 (see Table 7-7)
       0101 = T0 APLL frequency divided by 48
       0110 = T0 APLL frequency divided by 16
       0111 = T0 APLL frequency divided by 12
        1000 = T0 APLL frequency divided by 8
        1001 = T0 APLL frequency divided by 6
        1010 = T0 APLL frequency divided by 4
        1011 = T4 APLL frequency divided by 64
        1100 = T4 APLL frequency divided by 48
        1101 = T4 APLL frequency divided by 16
        1110 = T4 APLL frequency divided by 8
        1111 = T4 APLL frequency divided by 4
AOF3=1: (alternate decodes)
       0000 = Output disabled (i.e. low)
       0001 = T0 APLL frequency divided by 64
       0010 = T4 APLL frequency divided by 20
       0011 = T4 APLL frequency divided by 12
       0100 = T4 APLL frequency divided by 10
       0101 = T4 APLL frequency divided by 5
       0110 = T4 APLL frequency divided by 2
       0111 = T4 selected reference (after dividing)
        1000 to 1111 = undefined
```

Register Name: OCR3

Register Description: Output Configuration Register 3

Register Address: 62h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		OFREC	26[3:0]		0	0	0	0
Default		see b	elow		0	0	0	0

Bits 7 to 4: Output Frequency of OC6 (OFREQ6[3:0]). This field specifies the frequency of output clock output OC6. The frequencies of the T0 APLL and T4 APLL are configured in the T0CR1 and T4CR1 registers. The Digital1 and Digital2 frequencies are configured in the MCR7 register. See section 7.8.2.3. The default frequency is set by the O6F[2:0] bits, see Table 7-17. The decode of this field is controlled by the value of the OCR5.AOF6 bit.

```
AOF6=0: (standard decodes)
       0000 = Output disabled (i.e. low)
       0001 = 2 \text{ kHz}
       0010 = 8 \text{ kHz}
       0011 = T0 APLL frequency divided by 2
       0100 = Digital1 (see Table 7-7)
       0101 = T0 APLL frequency
       0110 = T0 APLL frequency divided by 16
       0111 = T0 APLL frequency divided by 12
        1000 = T0 APLL frequency divided by 8
        1001 = T0 APLL frequency divided by 6
        1010 = T0 APLL frequency divided by 4
        1011 = T4 APLL frequency divided by 64
        1100 = T4 APLL frequency divided by 48
        1101 = T4 APLL frequency divided by 16
        1110 = T4 APLL frequency divided by 8
        1111 = T4 APLL frequency divided by 4
AOF6=1: (alternate decodes)
       0000 = Output disabled (i.e. low)
       0001 = T4 APLL frequency divided by 5
       0010 = T4 APLL frequency divided by 2
       0011 = T4 APLL frequency
       0100 = T0 APLL2 frequency divided by 5
       0101 = T0 APLL2 frequency divided by 2
       0110 = T0 APLL2 frequency
       0111 = T4 selected reference (after dividing)
        1000 to 1111 = undefined
```

Register Name: OCR4

Register Description: Output Configuration Register 4

Register Address: 63h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	MFSEN	FSEN	0	0	0	0	0	0
Default	1	1	0	0	0	0	0	0

Bit 7: MFSYNC Enable (MFSEN). This configuration bit enables the 2 kHz output on the MFSYNC pin. See section 7.8.2.5.

0 = Disabled, driven low

1 = Enabled, output is 2 kHz

Bit 6: FSYNC Enable (FSEN). This configuration bit enables the 8 kHz output on the FSYNC pin. See section 7.8.2.5.

0 = Disabled, driven low

1 = Enabled, output is 8 kHz

Register Name: T4CR1

Register Description: the T4 DPLL Configuration Register 1

Register Address: 64h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name						T4FRE	Q[3:0]		
Default	0	0	0	0	see below				

Bits 3 to 0: T4 APLL Frequency (T4FREQ[3:0]). When T0CR1:T4APT0=0, this field configures the T4 APLL DFS frequency. The T4 APLL DFS frequency affects the frequency of the T4 APLL which in turn affects the available output frequencies on the output clock pins (see the registers). See section 7.8.2. The default value of this field is controlled by the O6F[2:0] and O3F[2:0] pins as described in Table 7-16.

T4FREQ[3:0]	T4 APLL DFS Frequency	T4 APLL Frequency (4 x T4 APLL DFS)
0000	APLL output disabled	Disabled, output is low
0001	77.76 MHz	311.04 MHz (4 x 77.76 MHz)
0010	24.576 MHz (12 x E1)	98.304 MHz (48 x E1)
0011	32.768 MHz (16 x E1)	131.072 MHz (64 x E1)
0100	37.056 MHz (24 x DS1)	148.224 MHz (96 x DS1)
0101	24.704 MHz (16 x DS1)	98.816 MHz (64 x DS1)
0110	68.736 MHz (2 x E3)	274.944 MHz (8 x E3)
0111	44.736 MHz (DS3)	178.944 MHz (4 x DS3)
1000	25.248 MHz (4 x 6312 kHz)	100.992 MHz (16 x 6312 kHz)
1001	62.500 MHz (GbE ÷ 16)	250.000 MHz (GbE ÷ 4)
1010	30.720 MHz (3 x 10.24)	122.880 MHz (12 x 10.24)
1011	40.000 MHz (4 x 10 MHz)	160.000 MHz (16 x 10 MHz)
1100	26.000 MHz (2 x 13 MHz)	104.000 MHz (8 x 13 MHz)
1100 - 1111	{unused values}	{unused values}

Register Name: T0CR1

Register Description: T0 DPLL Configuration Register 1

Register Address: 65h

	Bit /	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	T4MT0	T4APT0		T0FT4[2:0]			T0FREQ[2:0]	
Default	0	0	0	0	0		see below	

Bit 7: T4 Measure T0 Phase (T4MT0). When this bit is set to 1 the T4 phase detector is configured to measure the phase difference between the selected T0 DPLL input clock and the selected the T4 DPLL input clock. See section 7.7.10.

0 = T4 can lock to an input to measure frequency

1 = Enable T4-measure-T0-phase mode

Bit 6: T4 APLL Source from T0 (T4APT0). When this bit is set to 0, T4CR1:T4FREQ configures the T4 APLL DFS frequency. The T4 APLL DFS frequency affects the frequency of the T4 APLL which in turn affects the available output frequencies on the output clock pins (see the registers). When this bit is set to 1, the frequency of the T4 APLL DFS is configured by the T0CR1:T0FT4[2:0] field below. See section 7.8.2.

0 = T4 APLL frequency is determined by T4FREQ

1 = T4 APLL frequency is determined by T0FT4

Bits 5 to 3: T0 Frequency to T4 APLL (T0FT4[2:0]). When the T4APT0 bit is set to 1, this field specifies the frequency of the T4 APLL DFS. This frequency can be different than the frequency specified by T0CR1:T0FREQ. See section 7.8.2.

T0FT4	T4 APLL DFS Frequency	T4 APLL Frequency (4 x T4 APLL DFS)
000 =	24.576 MHz (12 x E1)	98.304 MHz (48 x E1)
001 =	62.500 MHz (GbE ÷ 16)	250.000 MHz (GbE ÷ 4)
010 =	32.768 MHz (16 x E1)	131.072 MHz (64 x E1)
011 =	{unused value}	{unused value}
100 =	37.056 MHz (24 x DS1)	148.224 MHz (96 x DS1)
101 =	{unused value}	{unused value}
110 =	24.704 MHz (16 x DS1)	98.816 MHz (64 x DS1)
111 =	25.248 MHz (4 x 6312 kHz)	100.992 MHz (16 x 6312 kHz)

Bits 2 to 0: T0 DPLL Output Frequency (T0FREQ[2:0]). This field configures the T0 APLL DFS frequency. The T0 APLL DFS frequency affects the frequency of the T0 APLL, which in turn affects the available output frequencies on the output clock pins (see the registers). See section 7.8.2. The default frequency is controlled by the O6F[2:0] and O3F[2:0] pins as described in Table 7-15.

T0FREQ	T0 APLL DFS Frequency	T0 APLL Frequency (4 x T0 APLL DFS)
000 =	77.76 MHz	311.04 MHz (4 x 77.76 MHz)
001 =	77.76 MHz	311.04 MHz (4 x 77.76 MHz)
010 =	24.576 MHz (12 x E1)	98.304 MHz (48 x E1)
011 =	32.768 MHz (16 x E1)	131.072 MHz (64 x E1)
100 =	37.056 MHz (24 x DS1)	148.224 MHz (96 x DS1)
101 =	24.704 MHz (16 x DS1)	98.816 MHz (64 x DS1)
110 =	25.248 MHz (4 x 6312 kHz)	100.992 MHz (16 x 6312 kHz)
111 =	62.500 MHz (GbE ÷ 16)	250.000 MHz (GbE ÷ 4)

Register Name: T4BW

Register Description: T4 Bandwidth Register

Register Address: 66h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	0	0	0	0	0	0	T4BW	/[1:0]
Default	0	0	0	0	0	0	0	0

Bits 2 to 0: T4 DPLL Bandwidth (T4BW[2:0]). See section 7.7.3.

000 = 18 Hz

001 = 35 Hz

010 = 70 Hz

011 = {unused value, undefined}

Register Name: T0LBW

Register Description: T0 DPLL Locked Bandwidth Register

Register Address: 67h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	0	0	0	RSV1	RSV2		T0LBW[2:0]	
Default	0	0	0	0	0	0	0	0

Bit 4: Reserved Bit 1 (RSV1). This bit is reserved for future use, it can be written to and read back.

Bit 3: Reserved Bit 2 (RSV2). This bit is reserved for future use, it can be written to and read back.

Bits 2 to 0: T0 DPLL Locked Bandwidth (T0LBW[2:0]). This field configures the bandwidth of the T0 DPLL when locked to an input clock. When AUTOBW=0 in the MCR9 register, the T0LBW bandwidth is used for acquisition and for locked operation. When AUTOBW=1, T0ABW bandwidth is used for acquisition while T0LBW bandwidth is used for locked operation. See section 7.7.3.

111 = 18 Hz

000 = 35 Hz (default)

001 = 70 Hz

010 = {unused value, undefined}

011 = 18 Hz

100 = 120 Hz

101 = 250 Hz

110 = 400 Hz

Register Name: T0ABW

Register Description: T0 DPLL Acquisition Bandwidth Register

Register Address: 69h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	0	0	0	RSV1	RSV2		T0LBW[2:0]	
Default	0	0	0	0	0	0	0	1

Bit 4: Reserved Bit 1 (RSV1). This bit is reserved for future use, it can be written to and read back.

Bit 3: Reserved Bit 2 (RSV2). This bit is reserved for future use, it can be written to and read back.

Bits 2 to 0: T0 DPLL Acquisition Bandwidth (T0ABW[2:0]). This field configures the bandwidth of the T0 DPLL when acquiring lock. When AUTOBW=0 in the MCR9 register, the T0LBW bandwidth is used for is used for acquisition and for locked operation. When AUTOBW=1, T0ABW bandwidth is used for acquisition while T0LBW bandwidth is used for locked operation. See section 7.7.3.

111 = 18 Hz

000 = 35 Hz

001 = 70 Hz (default)

010 = {unused value, undefined}

011 = 18 Hz

100 = 120 Hz

101 = 250 Hz

110 = 400 Hz

Register Name: T4CR2

Register Description: T4 Configuration Register 2

Register Address: 6Ah

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	1		PD2G8K[2:0]				DAMP[2:0]	
Default	0	0	0	1	0	0	1	1

Bits 6 to 4: Phase Detector 2 Gain 8 kHz (PD2GA8K[2:0]). This field specifies the gain of the T4 phase detector 2 with an input clock of 8 kHz or less. This value is only used if automatic gain selection is enabled by setting PD2EN=1 in the T4CR3 register. See section 7.7.5.

Bits 2 to 0: Damping Factor (DAMP[2:0]). This field configures the damping factor of the T4 DPLL. Damping factor is a function of both DAMP[2:0] and the T4 DPLL bandwidth (T4BW register). The default value corresponds to a damping factor of 5. See section 7.7.4.

	<u>18 Hz</u>	<u>35 Hz</u>	≥ 70 Hz
001 =	1.2	1.2	1.2
010 =	2.5	2.5	2.5
011 =	5	5	5
100 =	5	10	10
101 =	5	10	20
000, 110 a	and 111 = {unuse	ed values}	

The gain peak for each damping factor is shown below:

Damping Factor	Gain Peak
1.2	0.4 dB
2.5	0.2 dB
5	0.1 dB
10	0.06 dB
20	0.03 dB

Register Name: T0CR2

Register Description: T0 Configuration Register 2

Register Address: 6Bh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			PD2G8K[2:0]		-		DAMP[2:0]	
Default	0	0	0	1	0	0	1	1

Bits 6 to 4: Phase Detector 2 Gain, 8 kHz (PD2G8K[2:0]). This field specifies the gain of the T0 phase detector 2 with an input clock of 8 kHz or less. This value is only used if automatic gain selection is enabled by setting PD2EN=1 in the T0CR3 register. See section 7.7.5.

Bits 2 to 0: Damping Factor (DAMP[2:0]). This field configures the damping factor of the T0 DPLL. Damping factor is a function of both DAMP[2:0] and the T0 DPLL bandwidth (T0ABW and T0LBW). The default value corresponds to a damping factor of 5. See section 7.7.4.

	<u>≤ 4 Hz</u>	<u>8 Hz</u>	<u>18 Hz</u>	<u>35 Hz</u>	<u>70 Hz</u>
001 =	5	2.5	1.2	1.2	1.2
010 =	5	5	2.5	2.5	2.5
011 =	5	5	5	5	5
100 =	5	5	5	10	10
101 =	5	5	5	10	20

000, 110 and 111 = {unused values}

The gain peak for each damping factor is shown below:

Gain Peak
0.4 dB
0.2 dB
0.1 dB
0.06 dB
0.03 dB

Register Name: T4CR3

Register Description: T4 Configuration Register 3

Register Address: 6Ch

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	PD2EN			-			PD2G[2:0]	
Default	1	1	0	0	0	0	1	0

Bit 7: Phase Detector 2 Gain Enable (PD2EN). When this bit is set to 1, the T4 phase detector 2 is enabled and the gain is determined by the input locking frequency. If the frequency is greater than 8 kHz, the gain is set by the PD2G field. If the frequency is less or equal to 8 kHz, the gain is set by the PD2G8K field in the T4CR2 register See section 7.7.5.

0 = Disable

1 = Enable

Bits 2 to 0: Phase Detector 2 Gain (PD2G[2:0]). This field specifies the gain of the T4 phase detector 2 when the input frequency is greater than 8 kHz. This value is only used if automatic gain selection is enabled by setting PD2EN=1. See section 7.7.5.

Register Name: T0CR3

Register Description: To Configuration Register 3

Register Address: 6Dh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	PD2EN		-	-			PD2G[2:0]	
Default	1	1	0	0	0	0	1	0

Bit 7: Phase Detector 2 Gain Enable (PD2EN). When this bit is set to 1, the T0 phase detector 2 is enabled and the gain is determined by the input locking frequency. If the frequency is greater than 8 kHz, the gain is set by the PD2G field. If the frequency is less or equal to 8 kHz, the gain is set by the PD2G8K field in the T0CR2 register See section 7.7.5.

0 = Disable

1 = Enable

Bits 2 to 0: Phase Detector 2 Gain (PD2G[2:0]). This field specifies the gain of the T0 phase detector 2 when the input frequency is greater than 8 kHz. This value is only used if automatic gain selection is enabled by setting PD2EN=1. See section 7.7.5.

Register Name: GPCR

Register Description: GPIO Configuration Register

Register Address: 6Eh

Name
Default

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
GPIO4D	GPIO3D	GPIO2D	GPIO1D	GPIO40	GPIO3O	GPIO2O	GPIO10
0	0	0	0	0	0	0	0

Bit 7: GPIO4 Direction (GPIO4D). This bit configures the data direction for the GPIO4 pin. When GPIO4 is an input its current state can be read from GPSR:GPIO4. When GPIO4 is an output, its value is controlled by the GPIO4O configuration bit.

0 = Input

1 = Output

Bit 6: GPIO3 Direction (GPIO3D). This bit configures the data direction for the GPIO3 pin. When GPIO3 is an input its current state can be read from GPSR:GPIO3. When GPIO3 is an output, its value is controlled by the GPIO3O configuration bit.

0 = Input

1 = Output

Bit 5: GPIO2 Direction (GPIO2D). This bit configures the data direction for the GPIO2 pin. When GPIO2 is an input its current state can be read from GPSR:GPIO2. When GPIO2 is an output, its value is controlled by the GPIO2O configuration bit.

0 = Input

1 = Output

Bit 4: GPIO1 Direction (GPIO1D). This bit configures the data direction for the GPIO1 pin. When GPIO1 is an input its current state can be read from GPSR:GPIO1. When GPI13 is an output, its value is controlled by the GPIO1O configuration bit.

0 = Input

1 = Output

Bit 3: GPIO4 Output Value (GPIO4O). When GPIO4 is configured as an output (GPIO4D=1) then this bit specifies the output value.

0 = Low

1 = High

Bit 2: GPIO3 Output Value (GPIO3O). When GPIO3 is configured as an output (GPIO3D=1) then this bit specifies the output value.

0 = Low

1 = High

Bit 1: GPIO2 Output Value (GPIO2O). When GPIO2 is configured as an output (GPIO2D=1) then this bit specifies the output value.

0 = Low

1 = High

Bit 0: GPIO1 Output Value (GPIO10). When GPIO1 is configured as an output (GPIO1D=1) then this bit specifies the output value.

0 = Low

1 = High

Register Name: GPSR

Register Description: GPIO Status Register

Register Address: 6Fh

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name GPIO4 GPIO3 GPIO2 GPIO1 0 0 0 0 **Default** 0 0 0

Bit 3: GPIO4 State (GPIO4). This bit indicates the current state of the GPIO4 pin.

0 = low

1 = high

Bit 2: GPIO3 State (GPIO3). This bit indicates the current state of the GPIO3 pin.

0 = low

1 = high

Bit 2: GPIO2 State (GPIO2). This bit indicates the current state of the GPIO2 pin.

0 = low

1 = high

Bit 1: GPIO1 State (GPIO1). This bit indicates the current state of the GPIO1 pin.

0 = low

1 = high

Register Name: OFFSET1

Register Description: Phase Offset Register 1

Register Address: 70h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				OFF	SET[7:0]			
Default	0	0	0	0	0	0	0	0

The OFFSET1 and OFFSET2 registers must be read consecutively and written consecutively. See section 8.3.

Bits 7 to 0: Phase Offset (OFFSET[7:0]). The full 16-bit OFFSET[15:0] field spans this register and the OFFSET2 register. OFFSET is a 2's-complement signed integer that specifies the desired phase offset between the output clocks and the selected input reference. The phase offset in picoseconds is equal to OFFSET[15:0] * actual_internal_clock_period / 2¹¹. If the internal clock is at its nominal frequency of 77.76 MHz then the phase offset equation simplifies to OFFSET[15:0] * 6.279 ps. If, however, the DPLL is locked to a reference whose frequency is +1 ppm from ideal, for example, then the actual internal clock period is 1 ppm shorter and the phase offset is 1 ppm smaller. When the OFFSET field is written, the phase of the output clocks is automatically ramped to the new offset value to avoid loss of synchronization. To adjust the phase offset without changing the phase of the output clocks, use the recalibration process enabled by FSCR3:RECAL. The OFFSET field is ignored when phase build-out is enabled (PBOEN=1 in the MCR10 register) and when the DPLL is not locked. See section 7.7.8.

Register Name: OFFSET2

Register Description: Phase Offset Register 2

Register Address: 71h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				OFFSE	T[15:8]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: Phase Offset (OFFSET[15:8]). See the OFFSET1 register description.

Register Name: PBOFF

Register Description: Phase Build-Out Offset Register

Register Address: 72h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name					PBOFI	F[5:0]		
Default	0	0	0	0	0	0	0	0

Bits 5 to 0: Phase Build-Out Offset Register (PBOFF[5:0]). An uncertainty of up to 5 ns is introduced each time a phase build-out event occurs. This uncertainty results in a phase hit on the output. Over a large number of phase build-out events the mean error should be zero. The PBOFF field specifies a fixed offset for each phase build-out event to skew the average error toward zero. This field is a 2's complement signed integer. The offset in nanoseconds is PBOFF[5:0] * 0.101. Values greater than 1.4 ns or less than -1.4 ns may cause internal math errors and should not be used. See section 7.7.7.2.

Register Name: PHLIM1

Register Description: Phase Limit Register 1

Register Address: 73h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	FLEN	NALOL	1				FINELIM[2:0]	
Default	1	0	1	0	0	0	1	0

Bit 7: Fine Phase Limit Enable (FLEN). This configuration bit enables the fine phase limit specified in the FINELIM[2:0] field. The fine limit must be disabled for multi-UI jitter tolerance (see PHLIM2 fields). This field controls both T0 and T4. See section 7.7.6.

0 = Disabled

1 = Enabled

Bit 6: No-Activity Loss of Lock (NALOL). The T0 and the T4 DPLLs can detect that an input clock has no activity very quickly (within two clock cycles). When NALOL=0, loss-of-lock is not declared when clock cycles are missing, and nearest edge locking ($\pm 180^{\circ}$) is used when the clock recovers. This gives tolerance to missing cycles. When NALOL=1, loss-of-lock is indicated as soon as no activity is detected, and the device switches to phase/frequency locking ($\pm 360^{\circ}$). This field controls both T0 and T4. See sections 7.5.3 and 7.7.6.

0 = No activity does not trigger loss-of-lock

1 = No activity does trigger loss-of-lock

Bit 5: Leave set to 1 (test control).

Bits 2 to 0: Fine Phase Limit (FINELIM[2:0]). This field specifies the fine phase limit window, outside of which loss-of-lock is declared. The FLEN bit enables this feature. The phase of the input clock has to be inside the fine limit window for two seconds before phase lock is declared. Loss-of-lock is declared immediately if the phase of the input clock is outside the phase limit window. The default value of 010 is appropriate for most situations. This field controls both T0 and T4. See section 7.7.6.

000 = Always indicates loss of phase lock—do not use

001 = Small phase limit window, ± 45 to $\pm 90^{\circ}$

010 = Normal phase limit window, ± 90 to $\pm 180^{\circ}$ (default)

100, 101, 110, 111 = Proportionately larger phase limit window

Register Name: PHLIM2

Register Description: Phase Limit Register 2

Register Address: 74h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	CLEN	MCPDEN	USEMCPD			COARSE	ELIM[3:0]	
Default	1	0	0	0	0	1	0	1

Bit 7: Coarse Phase Limit Enable (CLEN). This configuration bit enables the coarse phase limit specified in the COARSELIM[3:0] field. This field controls both T0 and T4. See section 7.7.6.

0 = Disabled

1 = Enabled

Bit 6: Multi-Cycle Phase Detector Enable (MCPDEN). This configuration bit enables the multi-cycle phase detector and allows the DPLL to tolerate large-amplitude jitter and wander. The range of this phase detector is the same as the coarse phase limit specified in the COARSELIM[3:0] field. This field controls both T0 and T4. See section 7.7.5.

0 = Disabled

1 = Enabled

Bit 5: Use Multi-Cycle Phase Detector in the DPLL Algorithm (USEMCPD). This configuration bit enables the DPLL algorithm to use the multi-cycle phase detector so that a large phase measurement drives faster DPLL pullin. When USEMCPD=0, phase measurement is limited to ±360°, giving slower pull-in at higher frequencies but with less overshoot. When USEMCPD=1, phase measurement is set as specified in the COARSELIM[3:0] field, giving faster pull-in. MCPDEN should be set to 1 when USEMCPD=1. This field controls both T0 and T4. See section 7.7.5.

0 = Disabled

1 = Enabled

Bits 3 to 0: Coarse Phase Limit (COARSELIM[3:0]). This field specifies the coarse phase limit and the tracking range of the multi-cycle phase detector. The CLEN bit enables this feature. If jitter tolerance greater than 0.5 UI is required and the input clock is a high frequency signal then the DPLL can be configured to track phase errors over many UI using the multi-cycle phase detector. This field controls both T0 and T4. See section 7.7.5 and 7.7.6.

 $0000 = \pm 1 \text{ UI}$

 $0001 = \pm 3 UI$

 $0010 = \pm 7 \text{ UI}$

 $0011 = \pm 15 UI$

 $0100 = \pm 31 \text{ UI}$

 $0101 = \pm 63 \text{ UI}$

 $0110 = \pm 127 \text{ UI}$

0111 = ±255 UI

 $1000 = \pm 511 \text{ UI}$

 $1001 = \pm 1023 \text{ UI}$ 1010 = ±2047 UI

 $1011 = \pm 4095 \text{ UI}$

1100 to 1111 = ± 8191 UI

Register Name: PHMON

Register Description: Phase Monitor Register

Register Address: 76h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	NW					_	-	
Default	0	0	0	0	0	1	1	0

Bit 7: Low-Frequency Input Clock Noise Window (NW). For 2 kHz, 4 kHz or 8 kHz input clocks, this configuration bit enables a $\pm 5\%$ tolerance noise window centered around the expected clock edge location. Noise-induced edges outside this window are ignored, reducing the possibility of phase hits on the output clocks. This only applies to the T0 DPLL and should be enabled only when the T0 DPLL is locked to an input and the 180 phase detector is being used.

0 = All edges are recognized by the T0 DPLL

1 = Only edges within the $\pm 5\%$ tolerance window are recognized by the T0 DPLL

Register Name: PHASE1

Register Description: Phase Register 1

Register Address: 77h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				<u>PHAS</u>	E[7:0]			
Default	0	0	0	0	0	0	0	0

The PHASE1 and PHASE2 registers must be read consecutively. See section 8.3.

Bits 7 to 0: Current DPLL Phase (PHASE[7:0]). The full 16-bit PHASE[15:0] field spans this register and the PHASE2 register. PHASE is a 2's-complement signed integer that indicates the current value of the phase detector. The value is the output of the phase averager. When T4T0=0 in the MCR11 register, PHASE indicates the current phase of the T0 DPLL. When T4T0=1, PHASE indicates the current phase of the T4 DPLL. The averaged phase difference in degrees is equal to PHASE * 0.707. See section 7.7.10.

Register Name: PHASE2

Register Description: Phase Register 2

Register Address: 78h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				PHAS	E[15:8]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: Current DPLL Phase (PHASE[15:8]). See the PHASE1 register description.

Register Name: PHLKTO

Register Description: Phase Lock Timeout Register

Register Address: 79h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	PHLK	TOM[1:0]			PHLKT	O[5:0]		
Default	0	0	1	1	0	0	1	0

Bits 7 to 6: Phase Lock Timeout Multiplier (PHLKTOM[1:0]). This field is an unsigned integer that specifies the resolution of the phase lock timeout field PHLKTO[5:0].

00 = 2 seconds

01 = 4 seconds

10 = 8 seconds

11 = 16 seconds

Bits 5 to 0: Phase Lock Timeout (PHLKTO[5:0]). This field is an unsigned integer that, together with the PHLKTOM[1:0] field, specifies the length of time that the T0 DPLL attempts to lock to an input clock before declaring a phase lock alarm (by setting the corresponding LOCK bit in the ISR registers). The timeout period in seconds is PHLKTO[5:0] * 2^(PHLKTOM[1:0]+1). The state machine remains in the Pre-locked, Pre-locked 2 or Phase-lost modes for the specified time before declaring a phase alarm on the selected input. See section 7.7.1.

Register Name: FSCR1

Register Description: Frame Sync Configuration Register 1

Register Address: 7Ah

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			SYNCSRC[2:0	0]	8KINV	8KPUL	2KINV	2KPUL
Default	0	0	0	0	0	0	0	0

Bit 6 to 4: SYNC12 Source (SYNCSRC). This field determines whether the SYNC1 and SYNC2 pins are associated with the selected input clock or forced to be associated with a specific input clock. See section 7.9.7.

0XX = SYNC1 pins associated with T0 DPLL selected reference IC3 or IC5, SYNC2 pin associated with T0 DPLL selected reference IC4 or IC6

1X0 = SYNC1 pin associated with IC3, SYNC2 pin associated with IC4

1X1 = SYNC1 pin associated with IC5, SYNC2 pin associated with IC6

Bit 3: 8 kHz Invert (8KINV). When this bit is set to 1 the 8 kHz signal on clock output FSYNC is inverted. See section 7.8.2.5.

0 = FSYNC not inverted

1 = FSYNC inverted

Bit 2: 8 kHz Pulse (8KPUL). When this bit is set to 1, the 8 kHz signal on clock output FSYNC is pulsed rather than 50% duty cycle. In this mode output clock OC3 must be enabled, and the pulse width of FSYNC is equal to the clock period of OC3. See section 7.8.2.5.

0 = FSYNC not pulsed; 50% duty cycle

1 = FSYNC pulsed, with pulse width equal to OC3 period

Bit 1: 2 kHz Invert (2KINV). When this bit is set to 1 the 2 kHz signal on clock output MFSYNC is inverted. See section 7.8.2.5.

0 = MFSYNC not inverted

1 = MFSYNC inverted

Bit 0: 2 kHz Pulse (2KPUL). When this bit is set to 1, the 2 kHz signal on clock output MFSYNC is pulsed rather than 50% duty cycle. In this mode output clock OC3 must be enabled, and the pulse width of MFSYNC is equal to the clock period of OC3. See section 7.8.2.5.

0 = MFSYNC not pulsed; 50% duty cycle

1 = MFSYNC pulsed, with pulse width equal to OC3 period

Register Name: FSCR2

Register Description: Frame Sync Configuration Register 2

Register Address: 7Bh

Name
Hanne
Default

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INDEP	OCN	PHAS	E3[1:0]	PHAS	E2[1:0]	PHASE	[1:0]
0	0	0	0	0	0	0	0

Bit 7: Independent Frame Sync and Multi-frame Sync (INDEP). When this bit is set to 0, the 8 kHz frame sync on FSYNC and the 2 kHz multi-frame sync on MFSYNC are aligned with the other output clocks when synchronized with the SYNCn input. When this bit is 1, the frame sync and multi-frame sync are independent of the other output clocks, and their edge position may change without disturbing the other output clocks. See section 7.9.5.

0 = FSYNC and MFSYNC are aligned with other output clocks; all are synchronized by the SYNCn input

1 = FSYNC and MFSYNC are independent of the other clock outputs; only FSYNC and MFSYNC are synchronized by the SYNCn input

Bit 6: Sync OC-N Rates (OCN). See section 7.9.2.

0 = SYNCn is sampled with a 6.48 MHz resolution; the selected reference must be 6.48 MHz

1 = If the selected reference is 19.44 MHz, SYNCn is sampled at 19.44 MHz and output alignment is to 19.44 MHz. If the selected reference is 38.88 MHz, SYNCn is sampled at 38.88 MHz. The selected reference must be either 19.44 MHz or 38.88 MHz

Bits 5 to 4: External Sync Sampling Phase 3. (PHASE3[1:0]). This field adjusts the sampling of the SYNC3 input pin. Normally the falling edge of SYNC3 is aligned with the falling edge of the selected reference. All UI numbers listed below are UI of the sampling clock. See section 7.9.1.

00 = Coincident

01 = 0.5 UI early

10 = 1 UI late

11 = 0.5 UI late

Bits 3 to 2: External Sync Sampling Phase 2. (PHASE2[1:0]). This field adjusts the sampling of the SYNC2 input pin. Normally the falling edge of SYNC2 is aligned with the falling edge of the selected reference. All UI numbers listed below are UI of the sampling clock. See section 7.9.1.

00 = Coincident

01 = 0.5 UI early

10 = 1 UI late

11 = 0.5 UI late

Bits 1 to 0: External Sync Sampling Phase 1. (PHASE1[1:0]). This field adjusts the sampling of the SYNC1 input pin. Normally the falling edge of SYNC1 is aligned with the falling edge of the selected reference. All UI numbers listed below are UI of the sampling clock. See section 7.9.1.

00 = Coincident

01 = 0.5 UI early

10 = 1 UI late

11 = 0.5 UI late

Register Name: FSCR3

Register Description: Frame Sync Configuration Register 3

Register Address: 7Ch

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RECAL		MONLIM[2:0]			SOUR	CE[3:0]	
Default	0	0	1	0	1	1	1	1

Bit 7: Phase Offset Recalibration (RECAL). When set to 1 this configuration bit causes a recalibration of the phase offset between the output clocks and the selected reference. This process puts the DPLL into mini holdover, internally ramps the phase offset to zero, resets all clock dividers, ramps the phase offset to the value stored in the OFFSET registers, and then switches the DPLL out of mini holdover. Unlike simply writing the OFFSET registers, the RECAL process causes no change in the phase offset of the output clocks. RECAL is automatically reset to 0 when recalibration is complete. See section 7.7.8.

0 = Normal operation

1 = Phase offset recalibration

Bits 6 to 4: Sync Monitor Limit (MONLIM[2:0]). This field configures the sync monitor limit. When the external frame sync input is misaligned with respect to the MFSYNC output by the specified number of resampling clock cycles then a frame sync monitor alarm is declared in the FSMON bit of the OPSTATE register. See section 7.9.6.

 $000 = \pm 1 \text{ UI}$

001 = \pm 2 UI

 $010 = \pm 3 \text{ UI}$

011 = ± 4 UI

 $100 = \pm 5 \text{ UI}$

 $101 = \pm 6 \text{ UI}$

 $110 = \pm 7 \text{ UI}$

 $111 = \pm 8 UI$

Bits 3 to 0: Sync Reference Source (SOURCE[3:0]). There are two modes of external frame sync operation, a mode using a single input pin (SYNC1) and a mode using three input pins (SYNC1, SYNC2, and SYNC3).

When SOURCE = 11XX one of The SYNC1, SYNC2, and SYNC3 pins are selected as the external sync reference depending on which input clock is selected for T0. See section 7.9.

When SOURCE != 11XX and automatic external frame sync is enabled (AEFSEN=1 in the MCR3 register), the external sync reference on the SYNC1 pin is enabled when the T0 DPLL is locked to the input clock specified by the SOURCE field. See section 7.9.

0000 to 0010 = {unused value, undefined}

0011 = IC3

0100 = IC4

0101 = IC5

0110 = IC6

0111to 1000 = {unused value, undefined}

1001 = IC9

1010 to 1011 = {unused value, undefined}

1011 = SYNC1,2,3 mode

11XX = SYNC1, SYNC2 and SYNC3 enabled

Register Name: INTCR

Register Description: Interrupt Configuration Register

Register Address: 7Dh

Name
Default

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				LOS	GPO	OD	POL
0	0	0	0	0	0	1	0

Bit 3: INTREQ Pin Mode (LOS). When GPO=0 this bit selects the function of the INTREQ pin.

- 0 = The INTREQ/LOS pin indicates interrupt requests
- 1 = The INTREQ/LOS pin indicates the real-time state of the selected reference activity monitor (see section 7.5.3). This function is most useful when external switching mode (section 7.6.5) is enabled (MCR10:EXTSW=1).

Bit 2: INTREQ Pin General Purpose Output Enable (GPO). When set to 1 this bit configures the interrupt request pin to be a general purpose output whose value is set by the POL bit.

0 = INTREQ is function determined by the LOS bit

1 = INTREQ is a general purpose output

Bit 1: INTREQ Pin Open Drain Enable (OD).

When GPO = 0:

0 = INTREQ is driven in both inactive and active states

1 = INTREQ is driven high or low in the active state but is high impedance in the inactive state

When GPO = 1:

0 = INTREQ is driven as specified by POL

1 = INTREQ is high impedance and POL has no effect

Bit 0: INTREQ Pin Polarity (POL).

When GPO = 0:

0 = INTREQ goes low to signal an interrupt request or LOS (active low)

1 = INTREQ goes high to signal interrupt request or LOS (active high)

When GPO = 1:

0 = INTREQ driven low

1 = INTREQ driven high

Register Name: PROT

Register Description: Protection Register

Register Address: 7Eh

Name
Ivaille
Default
Delauli

Bit /	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			PRO [°]	T[7:0]			
1	0	0	0	0	1	0	1

Bits 7 to 0: Protection Control (PROT[7:0]). This field can be used to protect the rest of the register set from inadvertent writes. In protected mode writes to all other registers are ignored. In single unprotected mode, one register (other than PROT) can be written, but after that write the device reverts to protected mode (and the value of PROT is internally changed to 00h). In fully unprotected mode all register can be written without limitation. See section 7.2.

1000 0101 = Fully unprotected mode 1000 0110 = Single unprotected mode all other values = Protected mode

9 JTAG TEST ACCESS PORT AND BOUNDARY SCAN

9.1 JTAG Description


The DS3105 supports the standard instruction codes SAMPLE/PRELOAD, BYPASS, and EXTEST. Optional public instructions included are HIGHZ, CLAMP, and IDCODE. Figure 9-1 shows a block diagram. The DS3105 contains the following items, which meet the requirements set by the IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture:

Test Access Port (TAP)
TAP Controller
Instruction Register

Bypass Register
Boundary Scan Register
Device Identification Register

The TAP has the necessary interface pins, namely JTCLK, JTRST, JTDI, JTDO, and JTMS. Details on these pins can be found in Table 6-5. Details about the boundary scan architecture and the TAP can be found in IEEE 1149.1-1990, IEEE 1149.1a-1993, and IEEE 1149.1b-1994.

Figure 9-1. JTAG Block Diagram



9.2 JTAG TAP Controller State Machine Description

This section discusses the operation of the TAP controller state machine. The TAP controller is a finite state machine that responds to the logic level at JTMS on the rising edge of JTCLK. Each of the states denoted in Figure 9-2 are described in the following paragraphs.

Test-Logic-Reset. Upon device power-up, the TAP controller starts in the Test-Logic-Reset state. The instruction register contains the IDCODE instruction. All system logic on the device operates normally.

Run-Test-Idle. Run-Test-Idle is used between scan operations or during specific tests. The instruction register and all test registers remain idle.

Select-DR-Scan. All test registers retain their previous state. With JTMS low, a rising edge of JTCLK moves the controller into the Capture-DR state and initiates a scan sequence. JTMS high moves the controller to the Select-IR-SCAN state.

Capture-DR. Data can be parallel-loaded into the test register selected by the current instruction. If the instruction does not call for a parallel load or the selected test register does not allow parallel loads, the register remains at its current value. On the rising edge of JTCLK, the controller goes to the Shift-DR state if JTMS is low or to the Exit1-DR state if JTMS is high.

Confidential. Document Issued Under Non-Disclosure Agreement. Confidential. Document Issued Under Non-Disclosure Agreement.

Shift-DR. The test register selected by the current instruction is connected between JTDI and JTDO and data is shifted one stage toward the serial output on each rising edge of JTCLK. If a test register selected by the current instruction is not placed in the serial path, it maintains its previous state.

Exit1-DR. While in this state, a rising edge on JTCLK with JTMS high puts the controller in the Update-DR state, which terminates the scanning process. A rising edge on JTCLK with JTMS low puts the controller in the Pause-DR state.

Pause-DR. Shifting of the test registers is halted while in this state. All test registers selected by the current instruction retain their previous state. The controller remains in this state while JTMS is low. A rising edge on JTCLK with JTMS high puts the controller in the Exit2-DR state.

Exit2-DR. While in this state, a rising edge on JTCLK with JTMS high puts the controller in the Update-DR state and terminates the scanning process. A rising edge on JTCLK with JTMS low puts the controller in the Shift-DR state.

Update-DR. A falling edge on JTCLK while in the Update-DR state latches the data from the shift register path of the test registers into the data output latches. This prevents changes at the parallel output because of changes in the shift register. A rising edge on JTCLK with JTMS low puts the controller in the Run-Test-Idle state. With JTMS high, the controller enters the Select-DR-Scan state.

Select-IR-Scan. All test registers retain their previous state. The instruction register remains unchanged during this state. With JTMS low, a rising edge on JTCLK moves the controller into the Capture-IR state and initiates a scan sequence for the instruction register. JTMS high during a rising edge on JTCLK puts the controller back into the Test-Logic-Reset state.

Capture-IR. The Capture-IR state is used to load the shift register in the instruction register with a fixed value. This value is loaded on the rising edge of JTCLK. If JTMS is high on the rising edge of JTCLK, the controller enters the Exit1-IR state. If JTMS is low on the rising edge of JTCLK, the controller enters the Shift-IR state.

Shift-IR. In this state, the instruction register's shift register is connected between JTDI and JTDO and shifts data one stage for every rising edge of JTCLK toward the serial output. The parallel register and the test registers remain at their previous states. A rising edge on JTCLK with JTMS high moves the controller to the Exit1-IR state. A rising edge on JTCLK with JTMS low keeps the controller in the Shift-IR state, while moving data one stage through the instruction shift register.

Exit1-IR. A rising edge on JTCLK with JTMS low puts the controller in the Pause-IR state. If JTMS is high on the rising edge of JTCLK, the controller enters the Update-IR state and terminates the scanning process.

Pause-IR. Shifting of the instruction register is halted temporarily. With JTMS high, a rising edge on JTCLK puts the controller in the Exit2-IR state. The controller remains in the Pause-IR state if JTMS is low during a rising edge on JTCLK.

Exit2-IR. A rising edge on JTCLK with JTMS high puts the controller in the Update-IR state. The controller loops back to the Shift-IR state if JTMS is low during a rising edge of JTCLK in this state.

Update-IR. The instruction shifted into the instruction shift register is latched into the parallel output on the falling edge of JTCLK as the controller enters this state. Once latched, this instruction becomes the current instruction. A rising edge on JTCLK with JTMS low puts the controller in the Run-Test-Idle state. With JTMS high, the controller enters the Select-DR-Scan state.




Figure 9-2. JTAG TAP Controller State Machine

9.3 JTAG Instruction Register and Instructions

The instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. When the TAP controller enters the Shift-IR state, the instruction shift register is connected between JTDI and JTDO. While in the Shift-IR state, a rising edge on JTCLK with JTMS low shifts data one stage toward the serial output at JTDO. A rising edge on JTCLK in the Exit1-IR state or the Exit2-IR state with JTMS high moves the controller to the Update-IR state. The falling edge of that same JTCLK latches the data in the instruction shift register to the instruction parallel output. Table 9-1 shows the instructions supported by the DS3105 and their respective operational binary codes.

Table 9-1. JTAG Instruction Codes

INSTRUCTIONS	SELECTED REGISTER	INSTRUCTION CODES
SAMPLE/PRELOAD	Boundary Scan	010
BYPASS	Bypass	111
EXTEST	Boundary Scan	000
CLAMP	Bypass	011
HIGHZ	Bypass	100
IDCODE	Device Identification	001

SAMPLE/PRELOAD. SAMPLE/RELOAD is a mandatory instruction for the IEEE 1149.1 specification. This instruction supports two functions. First, the digital I/Os of the device can be sampled at the boundary scan register, using the Capture-DR state, without interfering with the device's normal operation. Second, data can be shifted into the boundary scan register through JTDI using the Shift-DR state.

EXTEST. EXTEST allows testing of the interconnections to the device. When the EXTEST instruction is latched in the instruction register, the following actions occur: (1) Once the EXTEST instruction is enabled through the Update-IR state, the parallel outputs of the digital output pins are driven. (2) The boundary scan register is connected between JTDI and JTDO. (3) The Capture-DR state samples all digital inputs into the boundary scan register.

BYPASS. When the BYPASS instruction is latched into the parallel instruction register, JTDI is connected to JTDO through the 1-bit bypass register. This allows data to pass from JTDI to JTDO without affecting the device's normal operation.

IDCODE. When the IDCODE instruction is latched into the parallel instruction register, the device identification register is selected. The device ID code is loaded into the device identification register on the rising edge of JTCLK, following entry into the Capture-DR state. Shift-DR can be used to shift the ID code out serially through JTDO. During Test-Logic-Reset, the ID code is forced into the instruction register's parallel output.

HIGHZ. All digital outputs are placed into a high-impedance state. The bypass register is connected between JTDI and JTDO.

CLAMP. All digital output pins output data from the boundary scan parallel output while connecting the bypass register between JTDI and JTDO. The outputs do not change during the CLAMP instruction.

9.4 JTAG Test Registers

IEEE 1149.1 requires a minimum of two test registers—the bypass register and the boundary scan register. An optional test register, the identification register, has been included in the device design. It is used with the IDCODE instruction and the Test-Logic-Reset state of the TAP controller.

Bypass Register. This is a single 1-bit shift register used with the BYPASS, CLAMP, and HIGHZ instructions to provide a short path between JTDI and JTDO.

Boundary Scan Register. This register contains a shift register path and a latched parallel output for control cells and digital I/O cells. BSDL files are available at www.maxim-ic.com/TechSupport/telecom/bsdl.htm.

Identification Register. This register contains a 32-bit shift register and a 32-bit latched parallel output. It is selected during the IDCODE instruction and when the TAP controller is in the Test-Logic-Reset state. The device identification code for the DS3105 is shown in Table 9-2.

Table 9-2. JTAG ID Code

DEVICE	REVISION	DEVICE CODE	MANUFACTURER CODE	REQUIRED
DS3105	Consult factory	0000000010100011	00010100001	1

10 ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin with Respect to V _{SS} (except V _{DD})	0.3V to +5.5V
Supply Voltage Range (V _{DD}) with Respect to V _{SS}	0.3V to +1.98V
Supply Voltage Range (V _{DDIO}) with Respect to V _{SS}	0.3V to +3.63V
Ambient Operating Temperature Range	40°C to +85°C
Junction Operating Temperature Range	40°C to +125°C
Storage Temperature Range	55°C to +125°C
Soldering Temperature	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device. Ambient operating temperature range when device is mounted on a four-layer JEDEC test board with no airflow.

Note: The typical values listed in the tables of section 10 are not production tested.

10.1 DC Characteristics

Table 10-1. Recommended DC Operating Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage, Core	VDD		1.62	1.8	1.98	V
Supply Voltage, I/O	VDDIO		3.135	3.3	3.465	V
Ambient Temperature Range	T _A		-40		+85	°C
Junction Temperature Range	TJ		-40		+125	°C

Table 10-2. DC Characteristics

 $(VDD = 1.8V \pm 10\%; VDDIO = 3.3V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current, Core	I _{DD}	Note 1, 2		TBD	TBD	mA
Supply Current, I/O	I _{DDIO}	Note 1, 2		TBD	TBD	mA
Supply Current from VDD_OC6 When Output OC6 Enabled	I _{DDOC6}	Note 3		16		mA
Input Capacitance	C _{IN}			5		pF
Output Capacitance	C _{OUT}			7		pF

Note 1: 12.800 MHz clock applied to REFCLK and 19.44 MHz clock applied to one CMOS/TTL input clock pin. Output clock pin OC3 at 19.44 MHz driving 100 pF load; all other inputs at VDDIO or grounded; all other outputs disabled and open.

Note 2: TYP current measured at VDD=1.8V and VDDIO=3.3V, MAX current measured at VDD=1.98V and VDDIO=3.465V

Note 3: 19.44MHz output clock frequency, driving the load shown in Figure 10-1.

Table 10-3. CMOS/TTL Pins

 $(VDD = 1.8V \pm 10\%; VDDIO = 3.3V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
Input High Voltage	V_{IH}		2.0	5.5	V
Input Low Voltage	V_{IL}		-0.3	+0.8	V
Input Leakage	I _{IL}	Note 1	-10	+10	μΑ
Input Leakage, pins with internal pull- up resistor (50k Ω typical)	I _{ILPU}	Note 1	-85	+10	μΑ
Input Leakage, pins with internal pull-down resistor ($50k\Omega$ typical)	I _{ILPD}	Note 1	-10	+85	μА
Output Leakage (when High-Z)	I _{LO}	Note 1	-10	+10	μΑ
Output High Voltage (I _O = -4.0mA)	V _{OH}		2.4	VDDIO	V
Output High Voltage (I _O = -4.0mA)	V _{OH}	Note 2	2.0	VDDIOB	V
Output Low Voltage (I _O = +4.0mA)	V _{OL}		0	0.4	V

Note 1: $0V < V_{IN} < VDDIO$ for all other digital inputs.

Note 2: For OC1B through OC5B when VDDIOB=2.5V.

Table 10-4. LVDS/LVPECL Input Pins

(VDD = $1.8V \pm 10\%$; VDDIO = $3.3V \pm 5\%$, $T_A = -40$ °C to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Tolerance	V_{TOL}	Note 1	0		VDDIO	V
Input Voltage Range	V _{IN}	V _{ID} =100 mV	0		2.4	V
Input Differential Voltage	V _{ID}		0.1		1.4	V
Input Differential Logic Threshold	V_{IDTH}		-100		+100	mV

Note 1: The device can tolerate this range of voltages w.r.t. VSS on its ICxPOS and ICxNEG pins without being damaged. Proper operation of the differential input circuitry is only guaranteed when the other specifications in this table are met.

Table 10-5. LVDS Output Pins

(VDD = 1.8V \pm 10%; VDDIO = 3.3V \pm 5%, T_A = -40°C to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V_{OHLVDS}	Note 1			1.6	V
Output Low Voltage	V _{OLLVDS}	Note 1	0.9			V
Differential Output Voltage	V _{ODLVDS}		247	350	454	mV
Output Offset (Common Mode) Voltage	V _{OSLVDS}	25°C, Note 1	1.125	1.25	1.375	V
Difference in Magnitude of Output Differential Voltage for Complementary States	V _{DOSLVDS}				25	mV

Note 1: With 100Ω load across the differential outputs.

Note 2: The differential outputs can easily be interfaced to LVDS, LVPECL and CML inputs on neighboring ICs using a few external passive components. See Maxim App Note HFAN-1.0 for details.

Table 10-6. LVPECL Level-Compatible Output Pins

(VDD = $1.8V \pm 10\%$; VDDIO = $3.3V \pm 5\%$, $T_A = -40$ °C to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Output Voltage	V_{ODPECL}		595	700	930	mV
Output Offset (Common Mode) Voltage	V _{OSPECL}	25°C, Note 1		0.8		V
Difference in Magnitude of Output Differential Voltage for Complementary States	V _{DOSPECL}				50	mV

Note 1: With 100Ω load across the differential outputs.

Note 2: The differential outputs can easily be interfaced to LVDS, LVPECL and CML inputs on neighboring ICs using a few external passive components. See Maxim App Note HFAN-1.0 for details.

Figure 10-1. Recommended Termination for LVDS Pins




Figure 10-2. Recommended Termination for LVPECL Signals on Differential Input Pins





Figure 10-3 Recommended Termination for LVPECL Level-Compatible Output Pins



10.2 Input Clock Timing

Table 10-7. Input Clock Timing

 $(VDD = 1.8V \pm 10\%; VDDIO = 3.3V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX
Input Clock Period,	t _{cyc}	8ns (125MHz)		500μs (2kHz)
CMOS/TTL Input Pins	Ç	0.10 (12011112)		σοσμο (ΣΙΙΙ ΙΖ)
Input Clock Period,	$t_{ m CYC}$	6.4ns (156.25MHz)		500μs (2kHz)
LVDS/LVPECL Input Pins	010	,		, ,
Input Clock High, Low Time	t _H , t∟	3ns or 30% of t_{CYC} ,		
input Clock riigh, Low Time	чн, ч	whichever is smaller		

10.3 Output Clock Timing

Table 10-8. Input Clock to Output Clock Delay

INPUT FREQUENCY	OUTPUT FREQUENCY	DELAY, INPUT CLOCK EDGE TO OUTPUT CLOCK EDGE
8 kHz	8 kHz	0.0 ± 1.5 ns
6.48 MHz	6.48 MHz	-12 ± 1.5ns
19.44 MHz	19.44 MHz	0.0 ± 1.5 ns
25.92 MHz	25.92 MHz	0.0 ± 1.5 ns
38.88 MHz	38.88 MHz	0.0 ± 1.5 ns
51.84 MHz	51.84 MHz	0.0 ± 1.5ns
77.76 MHz	77.76 MHz	0.0 ± 1.5ns
155.52 MHz	155.52 MHz	0.0 ± 1.5ns

Table 10-9. Output Clock Phase Alignment, Frame Sync Alignment Mode

OUTPUT FREQUENCY	DELAY, MFSYNC FALLING EDGE TO
OUTPUT FREQUENCY	OUTPUT CLOCK FALLING EDGE
8 kHz (FSYNC)	0.0 ± 0.5 ns
2 kHz	0.0 ± 0.5 ns
8 kHz	0.0 ± 0.5 ns
1.544 MHz	0.0 ± 1.25ns
2.048 MHz	0.0 ± 1.25ns
44.736 MHz	-2.0 ± 1.25ns
34.368 MHz	-2.0 ± 1.25ns
6.48 MHz	-2.0 ± 1.25ns
19.44 MHz	-2.0 ± 1.25ns
25.92 MHz	-2.0 ± 1.25ns
38.88 MHz	-2.0 ± 1.25ns
51.84 MHz	-2.0 ± 1.25ns
77.76 MHz	-2.0 ± 1.25ns
155.52 MHz	-2.0 ± 1.25ns
311.04 MHz	-2.0 ± 1.25ns

See section 7.9 for details on frame sync alignment and the SYNC1,2,3 pins.

10.4 SPI Interface Timing


Table 10-10. SPI Interface Timing

(VDD = 1.8V \pm 10%; VDDIO = 3.3V \pm 5%, T_A = -40°C to +85°C) (Figure 10-4)

PARAMETER (Note 1)	SYMBOL	MIN	TYP	MAX	UNITS
SCLK Frequency	f _{BUS}			6	MHz
SCLK Cycle Time	t _{CYC}	100			ns
CS Setup to First SCLK Edge	t _{suc}	15			ns
CS Hold time After Last SCLK Edge	t _{HDC}	15			ns
SCLK High Time	t _{CLKH}	50			ns
SCLK Low Time	t _{CLKL}	50			ns
SDI Data Setup Time	t _{sui}	5			ns
SDI Data Hold Time	t _{HDI}	15			ns
SDO Enable Time (High-Impedance to Output Active)	t _{EN}	0			ns
SDO Disable Time (Output Active to High-Impedance)	t _{DIS}			25	ns
SDO Data Valid Time	t _{DV}			50	ns
SDO Data Hold Time After Update SCLK Edge	t _{HDO}	5		•	ns

Note 1: All timing is specified with 100 pF load on all SPI pins.

Figure 10-4. SPI Interface Timing Diagram



10.5 JTAG Interface Timing


Table 10-11. JTAG Interface Timing

(VDD = 1.8V \pm 10%; VDDIO = 3.3V \pm 5%, T_A = -40°C to +85°C) (Figure 10-5)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
JTCLK Clock Period	t1		1000		ns
JTCLK Clock High/Low Time (Note 1)	t2/t3	50	500		ns
JTCLK to JTDI, JTMS Setup Time	t4	50			ns
JTCLK to JTDI, JTMS Hold Time	t5	50			ns
JTCLK to JTDO Delay	t6	2		50	ns
JTCLK to JTDO High-Z Delay (Note 2)	t7	2		50	ns
JTRST Width Low Time	t8	100			ns

Note 1: Clock can be stopped high or low. Note 2: Not tested during production test.

Figure 10-5. JTAG Timing Diagram



10.6 Reset Pin Timing


Table 10-12. Reset Pin Timing

(VDD = 1.8V \pm 10%; VDDIO = 3.3V \pm 5%, T_A = -40°C to +85°C) (Figure 10-6)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
RST low time (Note 1)	t1	1000			ns
SONSDH, SRCSW, O3F[2:0], O6F[2:0] setup time to RST	t2	0			ns
SONSDH, SRCSW, O3F[2:0], O6F[2:0] hold time from $\overline{\text{RST}}$	t3	50			ns

Note 1: \overline{RST} should be held low while the REFCLK oscillator stabilizes. It is recommended to force \overline{RST} low during power up. The 1000 ns minimum time applies if the \overline{RST} pulse is applied any time after the device has powered up and the oscillator has stabilized.

Figure 10-6. Reset Pin Timing Diagram



11 PIN ASSIGNMENTS


Table 11-1 below lists pin assignments sorted in alphabetical order by pin name. Figure 11-1 show pin assignments arranged by pin number.

Table 11-1. Pin Assignments Sorted by Signal Name

Table II III A33	igimients corted by or
PIN NAME	PIN NUMBER
AVDD DL	59
AVDD PLL1	4
AVDD PLL2	7
AVDD_PLL3	9
AVDD_PLL4	11
AVSS_DL	55
AVSS_PLL1	
AVSS_PLL2	<u>3</u> 8
AVSS_PLL3	10
AVSS_PLL4	12
CPHA	42
CS	44
FSYNC	17
IC3	29
IC4	30
IC5NEG	24
IC5POS	23
IC6NEG	26
IC6POS	25
IC9	34
INTREQ / LOS	5
JTCLK	49
JTDI	51
JTDO	50
JTMS	41
JTRST	37

PIN NAME	PIN NUMBER
MFSYNC	18
O3F1 / SRFAIL	38
O3F2 / LOCK	36
O6F0 / GPIO1	45
O6F1 / GPIO2	46
O6F2 / GPIO3	63
OC3	56
OC6NEG	19
OC6POS	20
REFCLK	6
RST	48
SCLK	47
SDI	43
SDO	52
SONSDH / GPIO4	64
SRCSW	13
SYNC1	28
SYNC2	33
SYNC3 / O3F0	35
TEST	2
VDD	27, 39, 57, 58
VDDIO	14, 32, 54, 61
VDD_OC6	22
	1, 15, 16, 31, 40, 53,
VSS	60, 62
VSS_OC6	21
•	· · · · · · · · · · · · · · · · · · ·





12 MECHANICAL INFORMATION

Figure 12-1. LQFP Mechanical Dimensions




Table 12-1. LQFP Thermal Properties, Natural Convection

PARAMETER	MIN	TYP	MAX
Ambient Temperature (Note 1)	-40°C	_	+85°C
Junction Temperature	-40°C	_	+125°C
Theta-JA (θ _{JA}), Still Air (Note 2)		TBD °C/W	
Psi-JB		TBD °C/W	
Psi-JT		TBD °C/W	

Note 1: The package is mounted on a four-layer JEDEC standard test board with no airflow and dissipating maximum power.

Table 12-2. LQFP Theta-JA (θ_{JA}) vs. Airflow

FORCED AIR (METERS PER SECOND)	THETA-JA (θ _{JA})
0	TBD °C/W
1	TBD °C/W
2.5	TBD °C/W

Note 2: Theta-JA $(\hat{\theta}_{JA})$ is the junction to ambient thermal resistance, when the package is mounted on a four-layer JEDEC standard test board with no airflow and dissipating maximum power.

13 ACRONYMS AND ABBREVIATIONS

AIS alarm indication signal
AMI alternate mark inversion
APLL analog phase locked loop
BITS building integrated timing supply

BPV bipolar violation

DFS digital frequency synthesis
DPLL digital phase locked loop
ESF extended superframe
EXZ excessive zeros
GbE gigabit ethernet
I/O input/output
LOS loss of signal

LVDS low voltage differential signal

LVPECL low voltage positive emitter-coupled logic

MTIE Maximum Time Interval Error
OCXO oven controlled crystal oscillator

OOF out of frame alignment PBO phase build-out

PFD phase/frequency detector

PLL phase locked loop
ppb parts per billion
ppm parts per million
pk-pk peak-to-peak
rms root-mean-square
RAI remote alarm indication

RO read-only R/W read/write

SDH synchronous digital hierarchy SEC SDH equipment clock

SETS synchronous equipment timing source

SF superframe

SONET synchronous Optical Network
SSM synchronization status message
SSU synchronization supply unit
STM synchronous Transport Module

TDEV time deviation

TCXO temperature compensated crystal oscillator

UI unit interval

Ulpp unit interval, peak to peak

XO crystal oscillator

TRADEMARK ACKNOWLEDGEMENTS

Motorola is a registered trademark of Motorola, Inc.

Semtech and Semtech Corp. are registered trademarks of Semtech Corporation.

SPI is a trademark of Motorola, Inc.

Telcordia is a registered trademark of Telcordia Technologies

14 DATA SHEET REVISION HISTORY

REVISION	DESCRIPTION
02/28/07	First version released to customers.
3/1/07	In the ICR register description, updated the FREQ field description explicitly mention its use in LOCK8K mode and to indicate that 31.25 MHz is not a valid setting for LOCK8K mode.
3/5/07	Updated section 7.4 to indicate minimum high time or low time is 3ns or 30% of clock period, whichever is smaller. In Table 7-1 added indications that IC5 and IC6 can be configured as CMOS/TTL inputs. In section 7.8.1 added hyperlink to Maxim app note HFAN-1.0. Added Note 2 to Table 10-5. Added Note 2 to Table 10-6. Updated Table 10-7 to clarify minimum high time and low time (and therefore duty cycle) for input clocks.
3/9/07	Deleted V _{HYST} spec from Table 10-4 and deleted reference to IEEE1596.3 standard from Table 1-1.
4/3/07	Added section 7.13.
	Deleted mention of slave mode from MCR9:AUTOBW bit description.
	In the OPSTATE register description, changed the default value of T4LOCK to 0.
4/4/07	In the MCR4 register description, deleted the T4DIGFB bit description and changed the default value for bit 6 to 0.
	Edited section 7.7.6 and the DLIMIT1 and DLIMIT3:FLLOL descriptions to indicate that the T4 DPLL's hard limit is fixed at ± 80 ppm and is not controlled by the HARDLIM field.
	In Table 10-6 deleted VOHPECL and VOLPECL specs and changed VOSPECL spec to 0.8V typical.
4/17/07	Added information about custom clock rates to page 1 bullets and section 5 bullets, and added a new section 7.8.2.6.
	Changed caption for Table 7-14 from "Possible Frequencies" to "Standard Frequencies".
4/00/07	In section 7.5.3, second paragraph, first sentence, deleted "frequency range error" as a criteria for entering mini holdover.
4/30/07	Changed pin name INTREQ/SRFAIL to INTREQ/LOS and changed register bit INTCR:SRFAIL to LOS. This affected the pin description in Table 6-3, the name of INTCR bit 3 in Table 8-1, the MSR2:SRFAIL register description, and the bit descriptions for INTCR.
	Edited T4BW register to not have bit 2.
5/10/07	Updated the data sheet in several places to indicate CMOS/TTL input clock pins can accept any multiple of 2kHz up to 125MHz and that differential inputs clock pins can accept any multiple of 2kHz up to 131.072MHz, any multiple of 8kHz up to 155.52MHz plus 156.25MHz.
0/10/01	In Table 7-9, added frequencies 45.824, 22.912, 29.824 and 14.912 MHz.
	In the T0LBW register definition, changed the default value to 00h.
	In the TOABW register definition, changed the default value to 01h.
	Updated page 1 feature bullet, section 5 feature bullet and section 7.8.2.6 text to indicate maximum custom frequency is 311.04MHz.
5/18/07	In Figure 7-1, changed OC10 to FSYNC, OC11 to MFSYNC, OCnEN to FSEN and MFSEN, OCnINV to 8KINV and 2KINV, and OCnPOL to 8KPOL and 2KPOL.
	In Table 10-3, changed max from VDD to VDDIO and added separate V_{OH} spec for OC1B through OC5B when VDDIOB is 2.5V.
	In Table 10-10, changed t _{DV} max to 50ns.

REVISION	DESCRIPTION
06/04/07	In Table 6-6, changed which AVDD_PLLx and AVSS_PLLx goes with which APLL to match how the device is actually arranged.
06/04/07	Deleted one reference to the PMPBEN bit that was inadvertently copied over from the DS3100 data sheet.
	In Table 1-1, added references to G.82261 and G.8262 (pre-published).
06/15/07	In sections 7.11 and 7.13, added notes to indicate that system software must wait at least 100µs after reset is deasserted before initializing the device