Spindle and loading motor driver for PD BA6852FP

The BA6852FP is a motor driver IC developed for use in PD, CD-ROM and DVD applications. In addition to having a conventional spindle motor driver, it includes a reversible motor driver for use with loading motors to allow easy system construction.

ApplicationsPD, CD-ROM and DVD.

Features

- 1) Power save circuit (three-level switch) allows FG output in power save mode.
 - ch) allows FG out 3) The output voltage for the loading motor driver can be set using the Vref pin.
 ither three-phase
- FGSW allows selection between either three-phase composite output or single-phase output for the FG output.

•Absolute maximum ratings (Ta = 25° C)

Parameter	Symbol	Limits	Unit
Applid voltage	Vcc	7	V
Applid voltage	VM1, 2	15	V
Power dissipation	Pd	1700*1	mW
Operating temperature	Topr	-20~+75	C
Storage temperature	Tstg	-55~+150	С
Junction temperature	Tjmax	150	C
Output current		1300*2	
(spindle block) (loading block)	Ιομαχ	1000	mvv

*1 When mounted on 70mm×70mm ×1.6mm glass epoxy board. Reduced by 13.6mW for each increase in Ta of 1°C over 25°C.

*2 Should not exceed Pd or ASO values.

• Recommended operating conditions (Ta = 25° C)

Parameter	Symbol	Limits	Unit
Power supply voltage (spindle block motor power supply) (loading block motor power supply)	Vcc	4.5~5.5	V
	V _{M1}	3~14	V
	V _{M2}	4.5~14	V

792

Block diagram



Pin descriptions

Pin No.	Pin name	Function
1	Ec	Spindle torque control
2	H1+	Hall signal input pin spindle
3	H₁−	Hall signal input pin spindle
4	H2+	Hall signal input pin spindle
5	H₂	Hall signal input pin spindle
6	H₃+	Hall signal input pin spindle
7	H₃ [—]	Hall signal input pin spindle
8	Vcc	Signal block power supply
9	V _{M1}	Spindle motor power supply
10	RNF	For connection of resistor for spindle output current detector
11	Аз	Spindle output A3
12	A 2	Spindle output A2
13	A1	Spindle output A1
14	PGND	Driver GND
15	VREF	Loading output high level voltage setting
16	OUT1	Loading motor output 1
17	Vm2	Loading motor power supply
18	OUT2	Loading motor output 2
19	IN1	Loading logic input
20	IN2	Loading logic input
21	GND	Signal GND
22	BRK	Spindle brake
23	CNF	For connection of capacitor for spindle phase compensation
24	PS	Spindle power save
25	FGSW	Spindle FG output switch
26	FG	Spindle FG signal output
27	Vн	Hall bias
28	Ecr	Spindle torque control reference
FIN	FIN	Heatsink fin

* The heatsink fin must be connected to GND.

Downloaded from Elcodis.com electronic components distributor

ONot designed for radiation resistance.

Motor driver ICs

•Electrical characteristics (unless otherwise noted, Ta = 25° C, Vcc = 5V, V_{M1} = 12V, and V_{M2} = 12V)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Coniditions	Measurement	
[Spindle]					•			
Circuit current 1	Icc1	_	0.4	0.6	mA	Standby mode, $I_{PS} = -150 \mu A$	Fig.3	
Circuit current 2	Icc2	_	2.8	4.0	mA	Only Hall bias and FG operates	Fig.3	
Circuit current 3	Іссз	_	5.7	8.0	mA	Operation mode, Ec=EcR	Fig.3	
〈Power save〉								
On current range	PSON	-350	_	-150	μA	Standby mode	Fig.4	
Open current range	IPSOP	-15	—	15	μA	Only Hall bias and FG operates	Fig.4	
Off current range	IPSOFF	150	—	350	μA	Operation mode	Fig.4	
\langle Hall bias $ angle$			-					
Hall bias voltage	Vнв	—	0.9	1.5	V	IHB=10mA	Fig.5	
〈Hall amplifier〉								
Input bias current	Іна	—	0.7	2.0	μA	_	Fig.6	
Same-phase input voltage range	VHAR	1.5	—	4.0	V	_	Fig.6	
Minimum input level	VINH	50	—	—	mV _{P-P}	_	Fig.6	
Hall hysteresis	VHYS	5	20	40	mV	_	Fig.12	
$\langle Torque \ command angle$								
Input voltage range	Ec, Ecr	1.0	—	4.0	v	_	Fig.7	
Offset+	Ecof +	20	50	80	mV	With respect to Ec=2.5V	Fig.7	
Offset-	Ecof —	-80	-50	-20	mV	_	Fig.7	
Input bias current	Ecin	-3	-0.4	3	μA	Ec=2V, Ecr=2.5V	Fig.7	
I / O gain	Gec	0.4	0.5	0.6	A/V	Ec=1.5, 2.0V	Fig.7	
〈Brake〉								
On voltage range	VSBON	3.5		—	V	Brake on mode	Fig.8	
Off voltage range	VSBOFF	_	—	1.5	v	Brake off mode	Fig.8	
〈FG〉								
FGSW input low level voltage	VswL	—	—	1.5	V	FG1 phase output	Fig.9	
FGSW input high level voltage	Vswн	3.5	_	_	v	FG3 phase composition output	Fig.9	
FG output high level voltage	VFGH	4.5	4.9	5.0	v	$I_{FG} = -10 \mu A$	Fig.10	
FG output low level voltage	VFGL	0	0.2	0.35	v	IFG=5.0mA	Fig.10	
Duty (reference value)	Du	_	50	—	%	_		
〈Output〉								
Output saturation high level voltage	Vон	_	1.0	1.5	v	lo=-600mA	Fig.11	
Output saturation low level voltage	Vol	_	0.4	0.9	v	lo=600mA	Fig.11	
V _M drive current		_	50	85	mA	Ec=0V Output open	Fig.12	
Output limit current	Iτι	560	700	840	mA	R _{NF} =0.5Ω	Fig.5	

795

rohm

Parameter	Symbol	Min.	Тур.	Max.	Unit	Coniditions	Measurement circuit
[Loading block]							
Circuit current 4	lcc4	12	24	36	mA	Forward or reverse mode	Fig.13
Circuit current 5	lcc5	29	48	67	mA	IN1="H", IN2="H"	Fig.13
Input voltage high level	Vін	2.1	_	-	V	_	Fig.13
Input voltage low level	Vi∟	_	—	0.8	V	_	Fig.13
High level input voltage	Ін	45	90	135	μA	VIN=2V	Fig.13
Outout saturation voltage*	Vce	_	1.0	1.5	V	Io=0.2A	Fig.14
VREF pin outflow current	IREF	_	2.0	5.0	μA	IO=0.1A, VREF=9V	Fig.15
VREF input voltage range	Vref	_	_	(V _{M2})-1	V	_	Fig.15

* The output saturation voltage is the sum of the upper and lower output Tr.

ONot designed for radiation resistance.

Measurement circuits

(1) Measurement circuit resistance





Fig.2

(2) Input/output table

	Innut conditions						Output state						
		input conditions					Forward			Reverse			.
Pin No.	2	3	4	5	6	7	13	12	11	13	12	11	inteasurement point
Pin Name	H ₁ +	H₁ [_]	H ₂ +	H2 ⁻	H₃+	H₃⁻	A 1	A2	Аз	A 1	A ₂	Аз	
Condition 1	L	М	н	М	М	М	н	L	L	L	н	н	13pin HIGH
Condition 2	н	м	L	м	м	м	L	н	н	н	L	L	13pin LOW
Condition 3	м	М	L	м	н	м	L	н	L	н	L	н	12pin HIGH
Condition 4	м	м	н	м	L	м	н	L	н	L	н	L	12pin LOW
Condition 5	н	м	м	м	L	м	L	L	н	н	н	L	11pin HIGH
Condition 6	L	м	м	м	н	М	н	н	L	L	L	н	11pin LOW
Note: Forward $E_c < E_{CR}$ Input voltage $H = 2.6V$ Reverse $E_c > E_{CR}$ $M = 2.5V$ L = 2.4V								= 2.6V = 2.5V 2.4V					





(3) Measurement circuits











- IPSON : IPS range for which all output pins are open (input conditions 1 to 6)
- IPSOP : IPS range for only FG and the hall bias operate (input conditions 1 to 6)
- IPSOFF : PS range for which the output pins are as in the Input / output table (input conditions 1 to 6)



Fig.5



Fig.6

 $V_{HB} : Voltmeter V1value$ VPS = 5V IHB = 10mA $I_{TL} : (Voltmeter V2value) / 0.5$ VPS = 5V Ec = 0V(input conditions 1 to 6)

IHA : With $Hn^+ = 4.0V$, $Hn^- = 2.5V$, the current that flows into Hn^+ With $Hn^+ = 2.5V$, $Hn^- = 4.0V$, the current that flows into Hn^-

(n = 1, 2, 3)

- VHAR : Hall input voltage range for which the output pin is as per the Input / output table.
- V_{INH} : Hall input level for which the output pin is as per the Input / output table. | Hn⁺ - Hn⁻ I Hin⁻ = 2.5V





Fig.7



EcoF± : Vary Ec until EcR = 2.5V, then Vary Ec voltmeter V1 < 3mV. This Ec voltage range (see operation notes (2)).

ECIN : Ammeter value when Ec = 2V and Ecr = 2.5V

 $\begin{array}{ll} G_{EC} & : \mbox{ If the V1 value is V2 when} \\ & E_C = 1.5 \mbox{V, and the V1} \\ & value is V3 \mbox{ when } E_C = 2.0 \mbox{V} \\ & G_{EC} = \left\{ (V2 \ - \ V3) \ / \ (2.0 \ - \ 1.5) \right\} \ / \\ & R_{NF} \ (R_{NF} = 0.5 \Omega) \\ \end{array}$



Fig.8

- VSBON : BRK pin voltage range when all output pins are low.
- VSBOFF : BRK pin voltage range when all output pins are as per the Input / output table.



Fig.9

V_{SWL} : FGSW pin voltage range when the hall input and FG output are as per the table below.

H1 ⁺	H ₂ +	H₃+	FG	_
L	н	Н	L	-
Н	L	L	н	_
H=2.6\	_ Hn [_] =2.5V			

V_{SWH} : FGSW pin voltage range when the hall input and FG output are as per the table below.

H1+	H2+	H₃+	FG
L	L	н	L
Н	L	Н	Н
Н	L	L	L
Н	Н	L	н
L	Н	L	L
L	Н	Н	Н
H=2.6V, L	Hn ⁻ =2.5V		





 $\label{eq:VFGH} \begin{array}{ll} V_{FGH} & : \mbox{ Voltmeter V1 value} \\ & (\mbox{Input / output table, condition 2}) \\ & \mbox{IFG} = -10 \mu A \\ & \mbox{FGSW} = 0 V \end{array}$

 V_{FGL} : Voltmeter V1 value (Input / output table, condition 1) IFG = 3mA FGSW = 0V



- Voн : With the output measurement pin made high level according to the input conditions, the V1 value when 600mA flows from that pin.
- Vol : With the output measurement pin made low level according to the input conditions, the V2 value when 600mA flows from that pin.



Fig.11

Fig.12

 V_{HYS} : The voltage difference V3 between H1⁺ and H1⁻ that switch the FG pin. Ec = 2.5V FGSW = 0V

 I_{VMD} : Ammeter A1value Output open (input conditions 1 to 6) Ec = 0V





Fig.13



Fig.14

- I_{CC4} : Ammeter A1 value IN1 = 5V, IN2 = 0V
- I_{CC5} : Ammeter A1 value IN1 = 5V, IN2 = 5V
- V_{IH} : IN1 range for which OUT1 = High, OUT2 = Low (IN2 = Low)

IN2 range for which OUT1 = Low, OUT2 = High (IN1 = Low)

- VIL : IN1 range for which OUT1 = Low, OUT2 = High (IN2 = High) IN2 range for which OUT1 = High, OUT2 = Low (IN1 = High)
- I_{IH} : Ammeter A2 value when IN1 = 2V Ammeter A3 value when IN2 = 2V
- Vce : Sum of V1 (the value when 200mA is flowing from the output high level pin) and V2 (the value when 200mA is flowing to the output low level pin).





- $\label{eq:IREF} \begin{array}{ll} \text{IREF} & : \mbox{ Ammeter A1 value} \\ & \mbox{Io} = 100\mbox{mA} \\ & \mbox{VREF} = 9\mbox{V} \end{array}$
- VREF : VREF pin voltage range for which the output voltage can be controlled

- Operation notes
- (1) Torque command

The R_{NF} pin voltage with respect to the torque command input (EC) is as follows.





	Rotation direction
Ec <ecr< td=""><td>Forward</td></ecr<>	Forward
Ec>Ecr	Reverse*

* Stops after reverse is detected.

The I / O gain G_{EC} from the E_C pin to the R_{NF} (output current) is determined by the R_{NF} detector resistance.

$$G_{EC} = 0.25 / R_{NF} (A / V)$$

The torque limit current ITL is given by

$$I_{TL} = 0.35 / R_{NF}$$
 (A).

(2) Power save

The power save pin logic is as follows.

Mode	PS pin			
Power save mode	Outflow or pulled down to GND			
FG, hall bias operation mode	Open			
Spindle operation mode	Inflow or pulled up to Vcc			

(3) Reverse rotation detector

The construction of the reverse rotation detector circuit is shown in Fig. 17.



Fig.17

1) Forward (Ec < Ecr)

The phase relationship between the hall input signals H_2^+ and H_3^+ is as shown in Fig.18, and the reverse rotation detector circuit does not operate. 2) Reverse (Ec > EcR)

The phase relationship between H_2^+ and H_3^+ is opposite to that for forward rotation, and the reverse rotation detector circuit operates to switch the output off and leave it in the open state.

Motor operation during reverse detection



(4) Input / output timing chart (forward rotation)



BA6852FP

(5) Short brake





When the BRK pin goes to high level, the upper-side output transistors (three phase) go off, and the lower-side output transistors (three phase) go on.

(6) Hall input

The hall pins can be connected in series or parallel.





(7) FG output switch

The relationship between the FG output switch pin and the FG output is as follows.

	FG output mode
FGSW="H"	Three-phase composite output
FGSW="L"	Single-phase output

(8) About the input pin applied voltage

Do not apply voltage to any of the other pins when the V_{CC} voltage is not being supplied to the IC. In addition, when V_{CC} is being applied, do not apply a voltage more than V_{CC} to any of the other pins.

(9) Input pins

The loading input pin has a negative temperature characteristic, so when using it, give due consideration to the temperature characteristics. (10) V_{REF} pin (output high level voltage setting)

The loading block output high level voltage can be set using the V_{REF} pin voltage.

The output high level voltage V_{OH} is given by the following formula.

 $V_{\text{OH}} = V_{\text{REF}} + I_{\text{REF}} \times \text{R1} + \text{VBE} \text{ (Q1)} - \text{VBE} \text{ (Q3)}$

The V_{REF} voltage that brings about the above formula is up to $V_{\text{M2}}-V_{\text{CE}}$ (Q2) – VBE (Q3).

Do not apply a voltage of more than V_{M2} to the V_{REF} pin. Short the V_{REF} pin to V_{M2} if you will not use it.







Fig.22



(11) Spindle and loading operation conditions

When IN1 or IN2 are high level, the spindle is off regardless of the PS pin input.

PS	Spindle operation mode	IN1	IN2	OUT1	OUT2
*	Refer to item (2) of the operation notes	L	L	OPEN	OPEN
**	OPEN	н	L	Н	L
**	OPEN	L	н	L	н
**	OPEN	Н	Н	L	L

* : Refer to item of (2) the operation notes.

** : All input patterns.

(12) Driver section ground (GND)

PGND (pin 14) is the driver section GND, and is not connected to the signal section GND. This is the motor current path, so take care with the PCB track width and arrangement on the PC board.

(13) Thermal shutdown (TSD)

When the junction temperature reaches $175^{\circ}C$ (Typ.), the motor output is opened. There is approximately $15^{\circ}C$ (Typ.) of temperature hysteresis.

Electrical characteristics curves



Fig.23 Torque gain / limit characteristics



Fig.24 Spindle upper-side output saturation characteristics



Fig.25 Spindle lower-side output saturation characteristics



Fig.26 Loading section upper-side output saturation characteristics



OUTPUT CURRENT : Io (A)

Fig.27 Loading section lower-side output saturation characteristics







External dimensions (Units: mm)



