# **Quint Latch**

The MC10175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two–input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. The reset input is enabled only when the clock is in the high state.

 $P_D = 400$  mW typ/pkg (No Load)  $t_{pd} = 2.5$  ns typ (Data to Output)  $t_r$ ,  $t_f = 2.0$  ns typ (20%–80%)


### LOGIC DIAGRAM D0 10 14 Q0 D1 12 n 15 Q1 D2 13 Q2 D 2 D3 9 D 3 Q3 Q4 D4 5 C0 V<sub>CC1</sub> = PIN 1 C1 V<sub>CC2</sub> = PIN 16 RESET 11

#### **TRUTH TABLE**


VEE = PIN 8

D	C0	C1	Reset	Q <sub>n+1</sub>
L	L	L	Х	L
Н	L	L	Х	Н
Χ	Н	Х	L	Qn
Χ	Χ	Н	L	Q n
Χ	Н	Х	Н	L
Х	Χ	Н	Н	L

# MC10175



## DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6–11 of the Motorola MECL Data
Book (DL122/D).

# **ELECTRICAL CHARACTERISTICS**

		Test Limits									
Characteristic		Symbol	Pin Under Test	−30°C		+25°C		+85°C		1	
				Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Dr	ain Current	ΙE	8		107		78	97		107	mAdc
Input Current		l <sub>inH</sub>	6 7 10 11		460 460 460 1000			290 290 290 650		290 290 290 650	μAdc
		l <sub>inL</sub>	All	0.5		0.5			0.3		μAdc
Output Voltage	Logic 1	Vон	14 15	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage	Logic 0	VOL	14 15	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltag	e Logic 1	Vона	14 15	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltag	e Logic 0	VOLA	14 15		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times	(50Ω Load)										ns
	Data Input	t <sub>10+14+</sub> t <sub>10-14-</sub>	14 14	1.0 1.0	3.6 3.6	1.0 1.0		3.5 3.5	1.0 1.0	3.6 3.6	
	Clock Input	<sup>t</sup> 6–14+ <sup>t</sup> 6–14–	14 14	1.0 1.0	4.7 4.7	1.0 1.0		4.3 4.3	1.0 1.0	4.4 4.4	
	Reset Input	<sup>t</sup> 11+4– <sup>t</sup> 11+14–	4 14	1.0 1.0	4.0 4.0	1.0 1.0		3.9 3.9	1.0 1.0	4.2 4.2	
Setup TIme Hold Time		<sup>t</sup> setup <sup>t</sup> hold	14 14	2.5 1.5		2.5 1.5			2.5 1.5		
Rise Time	(20 to 80%)	t+	14	1.0	3.6	1.1		3.5	1.1	3.7	
Fall Time	(20 to 80%)	t–	14	1.0	3.6	1.1		3.5	1.1	3.7	

Individually test each input; apply V<sub>ILmin</sub> to pin under test.
 Output latched to high logic state prior to test.

## **ELECTRICAL CHARACTERISTICS** (continued)


				TEST VOLTAGE VALUES (Volts)					
		@ Test Te	mperature	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST VOLTAGE APPLIED TO PINS LISTED BELOW				] ,, ,	
Characteristic		Symbol	Under Test	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	VEE	(V <sub>CC</sub> ) Gnd
Power Supply Drain Cu	ırrent	ΙE	8					8	1, 16
Input Current		linH	6 7 10 11	6 7 10 11				8 8 8 8	1, 16 1, 16 1, 16 1, 16
		l <sub>inL</sub>	All		Note 1.			8	1, 16
Output Voltage	Logic 1	Vон	14 15	10 12	6 6			8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	14 15		6, 10 6, 12			8 8	1, 16 1, 16
Threshold Voltage	Logic 1	Vона	14 15		6 6	10 12		8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	14 15		6 6		10 12	8 8	1, 16 1, 16
Switching Times	(50Ω Load)			+1.11V	+0.31V	Pulse In	Pulse Out	−3.2 V	+2.0 V
	Data Input	t <sub>10+14+</sub> t <sub>10-14-</sub>	14 14		6, 7 6, 7	10 10	14 14	8 8	1, 16 1, 16
	Clock Input	<sup>t</sup> 6–14+ <sup>t</sup> 6–14–	14 14		7 7	10, 6 10, 6	14 14	8 8	1, 16 1, 16
	Reset Input	<sup>t</sup> 11+4– <sup>t</sup> 11+14–	4 14	5 10	6 6	7, 11 7, 11	4 (2.) 14 (2.)	8 8	1, 16 1, 16
Setup TIme Hold Time		<sup>t</sup> setup <sup>t</sup> hold	14 14		7 7	6, 10 6, 10	14 14	8 8	1, 16 1, 16
Rise Time	(20 to 80%)	t+	14		6, 7	10	14	8	1, 16
Fall Time	(20 to 80%)	t–	14		6, 7	10	14	8	1, 16

Individually test each input; apply V<sub>ILmin</sub> to pin under test.
 Output latched to high logic state prior to test.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

**MOTOROLA** 3-128

#### **OUTLINE DIMENSIONS**




#### **OUTLINE DIMENSIONS**



#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- DIMENSION F MAY NARROW TO 0.76 (0.030)
  WHERE THE LEAD ENTERS THE CERAMIC

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.750	0.785	19.05	19.93		
В	0.240	0.295	6.10	7.49		
С		0.200		5.08		
D	0.015	0.020	0.39	0.50		
Е	0.050	BSC	1.27 BSC			
F	0.055	0.065	1.40	1.65		
G	0.100	BSC	2.54 BSC			
Н	0.008	0.015	0.21	0.38		
K	0.125	0.170	3.18	4.31		
L	0.300	BSC	7.62	BSC		
M	0°	15°	0 °	15°		
N	0.020	0.040	0.51	1.01		



0.25 (0.010) M T A M

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.740	0.770	18.80	19.55		
В	0.250	0.270	6.35	6.85		
С	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	0.040	0.70	1.02	1.77		
G	0.100	BSC	2.54 BSC			
Н	0.050	BSC	1.27 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295	0.305	7.50	7.74		
M	0°	10°	0°	10 °		
S	0.020	0.040	0.51	1.01		

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447

**D** 16 PL

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MC10175/D