
Dual Multiplexer With Latch

The MC10134 is a dual multiplexer with clocked D type latches. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking <u>function</u>. If the common clock is to be used to clock the latch, the clock enable (CE) inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock (C_C).

The data select inputs determine which data input is enabled. A high (H) level on the A0 input enables data input D12 and a low (L) level on the A0 input enables data input D11. A high (H) level on the A1 input enables data input D22 and a low (L) level on the A1 input enables data input D21.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

> $P_D = 225 \text{ mW typ/pkg}$ (No Load) $t_{pd} = 3.0 \text{ ns typ}$ t_r , $t_f = 2.5 \text{ ns typ}$ (20%–80%)





С	A0	D11	D12	Q _{n+1}
L	L	L	Х	L
L	L	Н	Х	Н
L	Н	Х	L	L
L	Н	Х	Н	Н
Н	Х	Х	Х	Q _n


 $C = C_E + C_C$

L SUFFIX CERAMIC PACKAGE CASE 620–10 P SUFFIX PLASTIC PACKAGE

MC10134

PLASTIC PACKAGE CASE 648–08 FN SUFFIX

PLCC CASE 775–02



DIP

Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11 of the Motorola MECL Data Book (DL122/D).



MC10134

ELECTRICAL CHARACTERISTICS

			Test Limits							
		Pin Under Test	–30°C			+25°C		+8	5°C	
Characteristic	Symbol		Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	١E	8		60			55		60	mAdc
Input Current	linH	4 5 6 7 10		460 460 425 460 425			290 290 265 290 265		290 290 265 290 265	μAdc
	l _{inL}	4*	0.5		0.5			0.3		μAdc
Output Voltage Logic 7	VOH	2 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic (VOL	2 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 7	Vона	2 2	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic (VOLA	2 2		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50 Ω Load										ns
Propagation Delay Data Clock Select	t10-2+	2 2 2	1.0 1.0 1.0	3.5 6.0 4.8	1.0 1.0 1.0		3.3 5.7 4.6	1.0 1.0 1.0	3.6 6.3 5.0	
Setup Time Data Select	Joctup	2 2	2.5 3.5		2.5 3.5			2.5 3.5		
Hold Time Data Select	noiu	2 2	1.5 1.0		1.5 1.0			1.5 1.0		
Rise Time (20 to 80%	t ₂₊	2	1.5	3.7	1.5		3.5	1.5	3.8	
Fall Time (20 to 80%	t2-	2	1.5	3.7	1.5		3.5	1.5	3.8	

* All other inputs tested in the same manner.


ELECTRICAL CHARACTERISTICS (continued)

		TEST VOLTAGE VALUES (Volts)							
		@ Test Te	mperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	BELOW				
Characteristic		Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	(V _{CC}) Gnd
Power Supply Drain Cu	Power Supply Drain Current		8					8	1, 16
Input Current		linH	4 5 6 7 10	4 5 6 7 10				8 8 8	1, 16 1, 16 1, 16
		l _{inL}	4*		4			8	1, 16
Output Voltage	Logic 1	VOH	2 2	4 5,6	6,7,10 7,10			8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	2 2	6	4,6,7,10 5,7,10			8 8	1, 16 1, 16
Threshold Voltage	Logic 1	VOHA	2 2	6	6,7,10 7,10	4 5		8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 2	6	6,7,10 7,10		4 5	8 8	1, 16 1, 16
Switching Times	(50 Ω Load)			+1.11 V	+0.31 V	Pulse In	Pulse Out	–3.2 V	+2.0 V
Propagation Delay	Data Clock Select	^t 4+2+ ^t 10–2+ ^t 6+2+	2 2 2	4 5	6,7,10 7 7,10	4 10 6	2 2 2	8 8 8	1, 16 1, 16 1, 16
Setup Time	Data Select	^t setup ^t setup	2 2	5	6,7 7,11	4,10 6,10	2 2	8 8	1, 16 1, 16
Hold Time	Data Select	^t hold ^t hold	2 2	5	6,7 7,11	4,10 6,10	2 2	8 8	1, 16 1, 16
Rise Time	(20 to 80%)	t2+	2		6,7,10	4	2	8	1, 16
Fall Time	(20 to 80%)	t2-	2		6,7,10	4	2	8	1, 16

* All other inputs tested in the same manner.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


OUTLINE DIMENSIONS



MOTOROLA

MC10134

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **()** are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

 \Diamond

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design–NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

