

# MC100LVEP14

## Low-Voltage 1:5 Differential LVECL/LVPECL/LVEPECL/HSTL Clock Driver

The MC100LVEP14 is a low skew 1-to-5 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The LVECL/LVPECL input signals can be either differential or single-ended (if the  $V_{BB}$  output is used). HSTL inputs can be used when the LVEP14 is operating under LVPECL conditions.

The LVEP14 specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from lot to lot.

To ensure that the tight skew specification is realized, both sides of any differential output need to be terminated identically into  $50\Omega$  even if only one side is being used. When fewer than all five pairs are used, identically terminate all the output pairs on the same package side whether used or unused. If no outputs on a single side are used, then leave these outputs open (unterminated). This will maintain minimum output skew. Failure to do this will result in a 10–20ps loss of skew margin (propagation delay) in the output(s) in use.

The common enable (EN) is synchronous, outputs are enabled/disabled in the LOW state. This avoids a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input.

The MC100LVEP14, as with most other LVECL devices, can be operated from a positive  $V_{CC}$  supply in LVPECL mode. This allows the LVEP14 to be used for high performance clock distribution in +3.3V or +2.5V systems. Single ended input operation is limited to a  $V_{CC} \geq 3.0V$  in LVPECL mode, or  $V_{EE} \leq -3.0V$  in LVECL mode. Designers can take advantage of the LVEP14's performance to distribute low skew clocks across the backplane or the board. For more information, refer to Application Note AN1406/D.

- 100ps Part-to-Part Skew
- 25ps Output-to-Output Skew
- Differential Design
- 400ps Typical Propagation Delay
- High Bandwidth to 1.5 Ghz Typical
- LVPECL and HSTL mode: +2.375V to +3.8V  $V_{CC}$  with  $V_{EE} = 0V$
- LVECL mode: 0V  $V_{CC}$  with  $V_{EE} = -2.375V$  to  $-3.8V$
- 75k $\Omega$  Internal Pulldown CLks, Pull up & Pulldown  $\overline{CLK}$ s
- ESD Protection: >2KV HBM; >100V MM
- Moisture Sensitivity Level 2


For Additional Information, See Application Note AND8003/D

- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 357 devices




ON Semiconductor

<http://onsemi.com>



TSSOP-20  
DT SUFFIX  
CASE 948E

### MARKING DIAGRAM\*




VP = LVEP  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week

\*For additional information, see Application Note AND8002/D

### ORDERING INFORMATION

Device	Package	Shipping
MC100LVEP14DT	TSSOP	75 Units/Tray
MC100LVEP14DTR2	TSSOP	2500 Tape & Reel

# MC100LVEP14



**Figure 1. 20-Lead TSSOP and Logic Diagram**  
(Top View)

Warning: All V<sub>CC</sub> and V<sub>EE</sub> pins must be externally connected to Power Supply to guarantee proper operation.

## PIN DESCRIPTION

Pins	Function
CLK0, $\overline{\text{CLK0}}$	LVECL/LVPECL/HSTL CLK Input
CLK1, $\overline{\text{CLK1}}$	LVECL/LVPECL/HSTL CLK Input
Q0:4, $\overline{\text{Q0:4}}$	LVECL/LVPECL Outputs
CLK_SEL	LVECL/LVPECL Active Clock Select Input
$\overline{\text{EN}}$	Sync Enable
VBB	Reference Voltage Output
VCC	Positive Supply
VEE	Negative, 0 Supply

## FUNCTION TABLE

CLK0	CLK1	CLK_SEL	$\overline{\text{EN}}$	Q
L	X	L	L	L
H	X	L	L	H
X	L	H	L	L
X	H	H	L	H
X	X	X	H	L*

\* On next negative transition of CLK0 or CLK1

# MC100LVEP14

## MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
$V_{EE}$	Power Supply ( $V_{CC} = 0V$ )	-6.0 to 0	VDC
$V_{CC}$	Power Supply ( $V_{EE} = 0V$ )	6.0 to 0	VDC
$V_I$	Input Voltage ( $V_{CC} = 0V$ , $V_I$ not more negative than $V_{EE}$ )	-6.0 to 0	VDC
$V_I$	Input Voltage ( $V_{EE} = 0V$ , $V_I$ not more positive than $V_{CC}$ )	6.0 to 0	VDC
$I_{out}$	Output Current Continuous Surge	50 100	mA
$I_{BB}$	$V_{BB}$ Sink/Source Current†	± 0.5	mA
$T_A$	Operating Temperature Range	-40 to +85	°C
$T_{stg}$	Storage Temperature	-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) Still Air 500lfpm	90 60	°C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	30 to 35	°C/W
$T_{sol}$	Solder Temperature (<2 to 3 Seconds: 245°C desired)	265	°C

\* Maximum Ratings are those values beyond which damage to the device may occur.

† Use for inputs of same package only.

## DC CHARACTERISTICS, ECL/LVECL ( $V_{CC} = 0V$ , $V_{EE} = -3.3(+0.925, -0.5)V$ ) (Note 5.)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$I_{EE}$	Power Supply Current (Note 1.)	45	60	75	45	60	75	45	60	95	mA
$V_{OH}$	Output HIGH Voltage (Note 2.)	-1145	-1020	-0895	-1145	-1020	-0895	-1145	-1020	-0895	mV
$V_{OL}$	Output LOW Voltage (Note 2.)	-1995	-1820	-1650	-1995	-1820	-1650	-1995	-1820	-1650	mV
$V_{IH}$	Input HIGH Voltage	-1165		-0880	-1165		-0880	-1165		-0880	mV
$V_{IL}$	Input LOW Voltage	-1810		-1625	-1810		-1625	-1810		-1625	mV
$V_{BB}$	Output Reference Voltage (Note 3.)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
$V_{IHCMR}$	Input HIGH Voltage Common Mode Range (Note 4.)	$V_{EE} + 1.2$		0.0	$V_{EE} + 1.2$		0.0	$V_{EE} + 1.2$		0.0	V
$I_{IH}$	Input HIGH Current			150			150			150	μA
$I_{IL}$	Input LOW Current	0.5 -150			0.5 -150			0.5 -150		150	μA

1.  $V_{CC} = 0V$ ,  $V_{EE} = V_{EEmin}$  to  $V_{EEmax}$ , all other pins floating.

2. All loading with 50 ohms to  $V_{CC} - 2.0$  volts.

3. Single ended input operation is limited  $V_{EE} \leq -3.0V$  in ECL/LVECL mode.

4.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .

5. Input and output parameters vary 1:1 with  $V_{CC}$ .

## DC CHARACTERISTICS, HSTL ( $V_{CC} = 2.5(-0.125, +1.3)V$ , $V_{EE} = 0V$ )

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$V_{IH}$	Input HIGH Voltage				1200						mV
$V_{IL}$	Input LOW Voltage						400				mV
$V_{3\sigma}$	Input Crossover Voltage				680		900				mV
$I_{CC}$	Power Supply Current (Note 6.)		100			100			100		mA

6.  $V_{CC} = 2.375V$  to  $3.8V$ ,  $V_{EE} = 0V$ , all other pins floating.

# MC100LVEP14

## DC CHARACTERISTICS, LVPECL ( $V_{CC} = 3.3V \pm 0.5V$ , $V_{EE} = 0V$ ) (Note 11.)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I <sub>EE</sub>	Power Supply Current (Note 7.)	45	60	75	45	60	75	45	60	75	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 8.)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 8.)	1305	1480	1650	1305	1480	1650	1305	1480	1650	mV
V <sub>IH</sub>	Input HIGH Voltage	2135		2420	2135		2420	2135		2420	mV
V <sub>IL</sub>	Input LOW Voltage	1490		1675	1490		1675	1490		1675	mV
V <sub>BB</sub>	Output Reference Voltage (Note 9.)	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Note 10.)	1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
I <sub>IL</sub>	Input LOW Current	0.5 -150			0.5 -150			0.5 -150		150	μA

7.  $V_{CCmin}$  to  $V_{CCmax}$ .

8. All loading with 50 ohms to  $V_{CC}-2.0$  volts.

9. Single ended input operation is limited  $V_{CC} \geq 3.0V$  in PECL mode.

10.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .

11. Input and output parameters vary 1:1 with  $V_{CC}$ .

## DC CHARACTERISTICS, LVEPECL ( $V_{CC} = 2.5V \pm 0.125V$ , $V_{EE} = 0V$ ) (Note 15.)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I <sub>EE</sub>	Power Supply Current (Note 12.)	45	60	75	45	60	75	45	60	75	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 13.)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V <sub>OL</sub>	Output LOW Voltage (Note 13.)	505	680	850	505	680	850	505	680	850	mV
V <sub>IH</sub>	Input HIGH Voltage	1335		1620	1335		1620	1335		1620	mV
V <sub>IL</sub>	Input LOW Voltage	690		875	690		875	690		875	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Note 14.)	1.2		2.5	1.2		2.5	1.2		2.5	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
I <sub>IL</sub>	Input LOW Current	0.5 -150			0.5 -150			0.5 -150		150	μA

12.  $V_{CCmin}$  to  $V_{CCmax}$ .

13. All loading with 50 ohms to  $V_{EE}$ .

14.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .

15. Input and output parameters vary 1:1 with  $V_{CC}$ .

## AC CHARACTERISTICS ( $V_{CC} = 0V$ ; $V_{EE} = -2.5(+0.125, -1.3)V$ )

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f <sub>maxLVPECL</sub>	Maximum Input Frequency for LVECL and LVPECL		1.5			1.5			1.5		GHz
f <sub>maxHSTL</sub>	Maximum Input Frequency for HSTL		250			250			250		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay to Output IN (differential) IN (single-ended)	275	375	475	300	400 400	500	300	430	550	ps
t <sub>skew</sub>	Within-Device Skew Part-to-Part Skew (Diff)		TBD TBD			25 100	35		TBD TBD		ps
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
V <sub>PP</sub>	Minimum Input Swing	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (20%-80%)	100	165	250	110	180	275	110	200	290	ps


16.  $F_{max}$  guaranteed for functionality only.

17. Skew is measured between outputs under identical transitions.

# MC100LVEP14

## PACKAGE DIMENSIONS

TSSOP-20  
DT SUFFIX  
20 PIN PLASTIC TSSOP PACKAGE  
CASE 948E-02  
ISSUE A



### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	6.40	6.60	0.252	0.260
B	4.30	4.50	0.169	0.177
C	---	1.20	---	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0°	8°	0°	8°

# Notes

# Notes

**ON Semiconductor** and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

### **NORTH AMERICA Literature Fulfillment:**

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** ONlit@hibbertco.com  
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor – European Support

**German Phone:** (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)  
**Email:** ONlit-german@hibbertco.com  
**French Phone:** (+1) 303-308-7141 (M-F 1:00pm to 5:00pm Toulouse Time)  
**Email:** ONlit-french@hibbertco.com  
**English Phone:** (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time)  
**Email:** ONlit@hibbertco.com

**EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781**

\*Available from Germany, France, Italy, England, Ireland

### **CENTRAL/SOUTH AMERICA:**

**Spanish Phone:** 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)  
**Email:** ONlit-spanish@hibbertco.com

**ASIA/PACIFIC:** LDC for ON Semiconductor – Asia Support

**Phone:** 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)  
Toll Free from Hong Kong & Singapore:  
**001-800-4422-3781**  
**Email:** ONlit-asia@hibbertco.com

**JAPAN:** ON Semiconductor, Japan Customer Focus Center  
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549

**Phone:** 81-3-5740-2745  
**Email:** r14525@onsemi.com

**ON Semiconductor Website:** <http://onsemi.com>

For additional information, please contact your local Sales Representative.