

Silicon PNP Power Transistors

2SB689

DESCRIPTION


- With TO-220C package
- Low collector saturation voltage
- High power dissipation

APPLICATIONS

- For low frequency power amplifier, TV vertical deflection output applications

PINNING

PIN	DESCRIPTION
1	Emitter
2	Collector;connected to mounting base
3	Base



Absolute maximum ratings (Ta=25°C)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V _{CBO}	Collector-base voltage	Open emitter	-100	V
V _{CEO}	Collector-emitter voltage	Open base	-100	V
V _{EBO}	Emitter-base voltage	Open collector	-4	V
I _C	Collector current		-4	A
I _{CM}	Collector current-peak		-5	A
P _C	Collector power dissipation	T _C =25°C	40	W
		T _a =25°C	1.8	
T _j	Junction temperature		150	°C
T _{stg}	Storage temperature		-45~150	°C

Silicon PNP Power Transistors

2SB689

CHARACTERISTICS

T_j=25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =-10mA; R _{BE} =∞	-100			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =-1mA; I _C =0	-4			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =-1A; I _B =-0.1 A			-1.0	V
I _{CEO}	Collector cut-off current	V _{CE} =-80V; R _{BE} =∞			-100	μA
I _{EBO}	Emitter cut-off current	V _{EB} =-3.5V; I _C =0			-50	μA
h _{FE-1}	DC current gain	I _C =-0.5A; V _{CE} =-4V	50		250	
h _{FE-2}	DC current gain	I _C =-50mA; V _{CE} =-4V	25		350	

Silicon PNP Power Transistors

2SB689

PACKAGE OUTLINE




Fig.2 Outline dimensions (unindicated tolerance:±0.10 mm)