# CT2512/CT2513/CT2510/CT2511 Dual Redundant Remote Terminal for MIL-STD-1553B

www.aeroflex.com/Avionics

**September 16, 2005** 

# A passion for performance

#### **FEATURES**

- □ CT2512 Replaces DDC BUS-65112 and BUS-65117
- □ CT2513 Replaces DDC BUS-65113 and BUS-65118
- □ CT2510 Replaces DDC BUS-65110 and BUS-65120
- CT2511 Replaces DDC BUS-65111 and BUS-65121
- □ Functions as a Complete Remote Terminal Unit
- Supports 13 Mode Codes, Illegalization of Codes Allowed
- Transfers Data with DMA Type Handshaking
- □ Latched Outputs for Command Word and Word Count
- □ 14 Bit Built-In-Test Word Register
- □ 4 Error Flag Outputs
- Advanced Low Power VLSI Technology
- Designed for commercial, industrial and aerospace applications
- □ MIL-PRF-38534 compliant devices available
- □ Aeroflex-Plainview is a Class H & K MIL-PRF-38534 manufacturer
- □ Packaging Hermetic Metal
  - 68 Pin, 2.1" x 1.87" x .25" Plug-In Type Package
  - 82 Leads, 2.195" x 1.60" x .19" Flat Type Package
- DESC SMD# 5962–87535




FIGURE 1 - FUNCTIONAL BLOCK DIAGRAM

#### **DESCRIPTION**

The Aeroflex-Plainview CT2512 contains 2 Transceivers, 2 Encoder/Decoders, Bit Processors and complete Remote Terminal (RT) logic. The device is constructed using Aeroflex advanced VLSI custom chip and hybrid technology. It functions as a complete dual redundant MIL-STD-1553B RT Unit supporting all 13 mode codes for dual redundant operation. The CT2512 is a pin-for-pin functional equivalent of the DDC BUS-65112/117 and performs parallel data transfers with a DMA type handshake. Multiple error flag outputs and host access to many of the RT Status Word bits are just some of the features that make this part ideal for many RT applications. The unit has an operating range of -55°C to +125°C. See "Ordering Information" (last sheet) for CT2513 / CT2510 / CT2511.

SCDCT2512 Rev F

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Limits	Units
Power Supply Voltage (VCC) (Pins 18, 76 DDIP)	-0.3 to +18.0	Volts
Power Supply Voltage (VEE) (Pins 38, 57 DDIP)	+0.3 to -18.0	Volts
Power Supply Voltage (VCCL) (Pins 37, 58 / 51 DDIP)	-0.3 to +7.0	Volts
Receiver Differential Input (Pins 20, 59 / 74, 36 DDIP)	±20 (40Vp-p)	Volts
Receiver Input Voltage (Pins 20, 59 / 74, 36 DDIP)	±15	Volts
Driver Output Current (Pins 56, 17 / 39, 77 DDIP)	+200	mA
Transmission Duty Cycle at Tc = 125°C	100	%
Operating Case Temperature Range (TC)	-55 to +125	°C

# POWER AND THERMAL DATA (SINGLE TRANSCEIVER AND LOGIC SECTION)

Parameter/Conditions	Symbol	Min	Тур	Max	Units
Power Supply Voltage	$egin{array}{c} egin{array}{c} egin{array}{c} V_{CC} \ V_{CCL} \end{array}$	14.25 -14.25 4.5	15 -15 5	15.75 -15.75 5.5	V V V
Thermal Resistance, most critical device	$\emptyset_{ m JC}$	-	10	-	°C/W
Power dissipation of most critical (hottest) device during continuous transmission (100% duty cycle) 1/	$P_{C}$	-	700	-	mW
Total supply current standby mode, or transmitting at less than 1% duty cycle (e.g. 20us of transmission every 2ms or longer interval)	I <sub>CC</sub> I <sub>EE</sub> 2/ I <sub>CCL</sub> 2/		0 12 20	5 20 50	mA mA mA
Total supply current transmitting at 1Mhz into a 35-ohm load at Point A in Figure 2 3/	ICC @ 25% ICC @ 100%	-	90 180	100 200	mA mA

- 1/ Decreases linearly to zero at zero duty cycle.
  2/ Limit does not change with mode of operation or duty cycle.
  3/ Decreases linearly to applicable "standby" values at zero duty cycle.

# **ELECTRICAL CHARACTERISTICS (RECEIVER SECTION)**

Parameter/Conditions	Symbol	Min	Typ	Max	Units
Differential input impedance DC to 1MHz	$Z_{IN}$	9K	-	-	Ω
Differential voltage range	$V_{\mathrm{DIR}}$	±20V	i	-	VPK
Input common mode voltage range	V <sub>ICR</sub>	±10V	1	-	VPK
Common mode rejection ratio (from Point A, Figure 1)	CMMR	40	1	-	dB
Threshold characteristics (Sine wave at 1MHz) Note: Threshold voltages refer to Point A, Figure 2.	V <sub>TH</sub>	0.8	-	1.1	Vрк-рк

# ELECTRICAL CHARACTERISTICS (TRANSMITTER SECTION)

Parameter/Conditions	Symbol	Min	Тур	Max	Units
Differential output level at Point B, Figure 2 (145-ohm load)	$V_{O}$	26	28	35	VPK-PK
Rise and Fall times (10% to 90% of p-p output)	$T_{r}$	100	160	300	nS
Output offset at Point A in Figure 2 (35-ohm load) 2.5us after mid-bit crossing of parity bit of last word of a 660us message	V <sub>OS</sub>	-	±20	±90	mVРК
Differential output noise	V <sub>NOI</sub>	-	-	10	mVPK-PK

#### LOGIC CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Units	Conditions
$V_{IH}$	Input "1"	2.4	-	-	VDC	
V <sub>IL</sub>	Input "0"	-	-	0.7	VDC	
$I_{\mathrm{IL}}$	Input l	-100	-	-650	μΑ	Note 1A
I <sub>IH</sub>	Input l	-	-	-650	μΑ	Note 1B
$I_{IL}$	Input l	-20	-	+20	μΑ	Note 2A
I <sub>IH</sub>	Input l	-20	-	+20	μΑ	Note 1B
V <sub>OH</sub>	Output "1"	2.7	-	-	VDC	Note 3A/4A
V <sub>OL</sub>	Output "0"	-	-	0.4	VDC	Note 3B/4B

Note 1: For INPUT pins 12,13,14,15, 53, 54, 55.

VCC = 5.5VA. @ VIL = 0.4V
B. @ VIH = 2.4V

Note 2: All remaining INPUTS other than in Note 1.

VCC = 5.5VA. @ VIL = 0.4V
B. @ VIH = 2.4V

Note 3: For OUTPUT pins 4 through 11 and 43 through 50.

A. @ VCC = 4.5V and IOH = 3mAB. @ VCC = 2.4V and IOL = 6mA

Note 4: All remaining OUTPUTS other than in Note 3.

A. @ VCC = 4.5V and IOH = 2mAB. @ VCC = 5.5V and IOL = 4mA

# TERMINAL CONNECTIONS AND PIN FUNCTIONS

Plug-In Pkg	Flat Pkg	Function	Description	
1	2	A9	Latched output of the most significant bit (MSB) in the subaddress field of the command word.	
2	4	A7	Latched output of the third most significant bit in the subaddress field of the command word.	
3	6	A5	Latched output of the least significant bit (LSB) in the subaddress field of the command word.	
4	8	DB1	Bidirectional parallel data bus bit 1.	
5	10	DB3	Bidirectional parallel data bus bit 3.	
6	12	DB5	Bidirectional parallel data bus bit 5.	
7	14	DB7	Bidirectional parallel data bus bit 7.	
8	16	DB9	Bidirectional parallel data bus bit 9.	
9	18	DB11	Bidirectional parallel data bus bit 11.	
10	20	DB13	Bidirectional parallel data bus bit 13.	
11	22	DB15	Bidirectional parallel data bus bit 15 (MSB).	
12	24	BRO ENA	Broadcast enable - When HIGH, this input allows recognition of an RT address of ones in the command word as a broadcast message. When LOW, it prevents response RT address 31 unless it was the assigned terminal address.	
13	26	ADDRE	Input of the MSB of the assigned terminal address.	
14	28	ADDRC	Input of the 3rd MSB of the assigned terminal address.	
15	30	ADDRA	Input of the 3rd MSB of the assigned terminal address.	
16	32	RTADD ERR	Output signal used to inform subsystem of an address parity error. If LOW, indicates parity error and the RT will not respond to any command address to a single terminal. It will still receive broadcast commands if BRO ENA is HIGH.	
17	34	TXDATAOUT B	LOW output to the primary side of the coupling transformer that connects to the B channel of the 1553 bus.	
18	36	VccB	+12 / +15 Volt input power supply connection for the B channel transceiver.	
19	38	GND B	Power supply return connection for the B channel transceiver.	
20	40	RXDATAIN B	Input from the HIGH side of the primary side of the coupling transformer that connects to the B channel of the 1553 bus.	
21	81	A3	Multiplexed address line output. When INCMD is LOW, or A5 through A9 are all zeroes or all ones (mode command), it represents the latched output of the 2nd MSB in the word count field of the command word. When INCMD is HIGH and A5 through A9 are not all zeroes or all ones, it represents the 2nd MSB of the current word counter. (See note 1).	
22	79	A1	Multiplexed address line output. When INCMD is LOW, or A5 through A9 are all zeroes or all ones (mode command), it represents the latched output of the 2nd LSB in the word count field of the command word. When INCMD is HIGH and A5 through A9 are not all zeroes or all ones, it represents the 2nd LSB of the current word counter. (See note 1).	
23	77	DTGRT	Data transfer grant - Active LOW input signal from the subsystem that informs the RT, when $\overline{DTREQ}$ is asserted, to start the transfer. Once the transfer is started, $\overline{DTGRT}$ can be removed.	
24	75	INCMD	In command - HIGH level output signal used to inform the subsystem that the RT is presently servicing a command. When low, A0-A4 (see note 1) represent the word count of the present command. When high, A0-A4 represent the current word counter of non-mode commands.	

SCDCT2512 Rev F

# TERMINAL CONNECTIONS AND PIN FUNCTIONS (con't)

Plug-In Pkg	Flat Pkg	Function	Description	
25	73	HS FAIL	Handshake fail - Output signal that goes LOW and stays LOW whenever the subsystem fails to supply DTGRT in time to do a successful transfer. Cleared by the next NBGT.	
26	71	DTSTR	DATA strobe - A LOW level output pulse (166 ns) present in the middle of every data word transfer over the parallel data bus. Used to latch or strobe the data into memory, FIFOs, registers, etc. Recommend using the rising edge to clock data in. (See note 2).	
27	69	DAT/CMD	Address line output that is LOW whenever the command word is being transferred to the subsystem over the parallel data bus, and is HIGH whenever data words are being transferred.	
28	67	RT FAIL	Remote terminal failure - Latched active LOW output signal to the subsystem to flag detection of a remote terminal continuous self-test failure. Also set if the watchdog timeout circuit is activated. Cleared by the start of the next message transmission (status word) and set if problem is again detected.	
29	65	DTREQ	Data transfer request - Active LOW output signal to the subsystem indicating that the R' has data for or needs data from the subsystem and requests a data transfer over the parallel data bus. Will stay LOW until transfer is completed or transfer until transfer is completed or transfer timeout has occurred.	
30	63	ADBC	Accept dynamic bus control - Active LOW input signal from subsystem used to set the dynamic bus control acceptance bit in the status register if the command word was a valid, legal mode command for dynamic bus control.	
31	61	TEST 2	Factory test point - DO NOT USE. (See note 3).	
32	59	A10	Latched output of the T/R bit in the command word.	
33	57	ILL CMD	Illegal command - Active LOW input signal from the subsystem, strobed in on the risin edge of INCMD. Used to define the command word as illegal and to set the messagerror bit in the status register.	
34	55	SS REQ	Subsystem service request - Input from the subsystem used to control the service request bit in the status register. If LOW when the status word is updated, the service request bit will be set; if HIGH, it will be cleared.	
35	53	BITEN	Built-in-test word enable - LOW level output pulse (500 ns), present when the built-in-test word is enabled on the parallel data bus. (See note 4).	
36	51	RXDATAIN A	Input from the LOW side of the primary side of the coupling transformer that connects to the A channel of the 1553 bus.	
37	49	VlA	+5 Volt input power supply connection for the A channel transceiver.	
38	47	VEEA	-12 / -15 Volt input power supply connection for the A channel transceiver. (See note 7).	
39	45	TXDATAOUT A	HIGH output to the primary side of the coupling transformer that connects to the A channel of the 1553 bus.	
40	43	NBGT	New bus grant - LOW level output pulse (166 ns) used to indicate the start of a new protocol sequence in response to the command word just received. (See note 2).	
41	3	A8	Latched output of the 2nd MSB in the subaddress field of the command word.	
42	5	A6	Latched output of the 2nd LSB in the subaddress field of the command word.	
43	7	DB0	Bidirectional parallel data bus bit 0 (LSB).	
44	9	DB2	Bidirectional parallel data bus bit 2.	
45	11	DB4	Bidirectional parallel data bus bit 4.	
46	13	DB6	Bidirectional parallel data bus bit 6.	
47	15	DB8	Bidirectional parallel data bus bit 8.	

# TERMINAL CONNECTIONS AND PIN FUNCTIONS (con't)

Bidirectional parallel data bus bit 10.	Plug-In Pkg	Flat Pkg	Function	Description	
Bidirectional parallel data bus bit 12.			DR10	Bidirectional parallel data bus bit 10	
50   21   DB14   Bidirectional parallel data bus bit 14.     51   23   VL				•	
51   23				-	
Power supply return for RTU digital logic section.				-	
53   27   ADDRD   Input of the 2nd MSB of the assigned terminal address.					
1					
Input of address parity bit. The combination of assigned terminal address and ADDR must be odd parity for the RT to work.    Standard   Stand					
must be odd parity for the RT to work.    Solution   TXDATAOUT B   HIGH, output to the primary side of the coupling transformer that connects to the I channel of the 1553 bus.	54	29	ADDRB		
channel of the 1553 bis.    Channel of the 1553 bis.	55	31	ADDRP		
Section	56	33	TXDATAOUT B		
Section 2015   Fixed Park	57	35	VEEB	-12 / -15 Volt input power supply connection for the B channel transceiver. (See note 7).	
B channel of the 1553 bus.  B channel of the 1553 bus.  Multiplexed address line output. When INCMD is LOW, or A5 through A9 are all zeroe or all ones (mode command), it represents the latched output of the 3rd MSB in the wor count field of the command word. When INCMD is HIGH and A5 through A9 are not al zeroes or all ones, it represents the 3rd MSB of the current word counter. (See note 1).  A0 Multiplexed address line output. When INCMD is LOW, or A5 through A9 are not al zeroes or all ones, it represents the latched output of the LSB in the wor count field of the command. When INCMD is HIGH and A5 through A9 are not al zeroes or all ones, it represents the LSB of the current word counter. (See note 1).  Data transfer acknowledge - Active LOW output signal during data transfers to or from the subsystem indicating the RTU has received the DTGRT in response to DTREQ and it presently doing the transfer. Can be connected directly pins 67 on Plug-In Pkg or pin 6 on Flat Pkg (BUF ENA) for control of 3-state data buffers; and to 3-state address buffer control lines, if they are used.  A4 Multiplexed address line output. When INCMD is LOW or A5 through A9 are all zeroe or all ones (mode command), it represents the latched output of the MSB in the wor count field of the command word. When INCMD is HIGH and A5 through A9 are not al zeroes or all ones, it represents the MSB of the current word counter. (See note 1).  Read/Write - Output signal that controls the direction of the internal data bus buffers Normally, the signal is LOW and the buffers drive the data bus. When data is needed from the subsystem, it goes HIGH to turn the buffers and and the RT now appears as a input. The signal is HIGH only when DTREQ is active (LOW).  GBR Good block received - LOW level output pulse (500 ns) used to flag the subsystem that valid, legal, non-mode receive command with the correct number of data words has bee received without a message error and successfully transferred to the subsystem. (Se note 4).  Buffer enable - Input used	58	37	VlB	+5 Volt input power supply connection for the B channel transceiver.	
or all ones (mode command), it represents the latched output of the 3rd MSB in the wor count field of the command word. When INCMD is HIGH and A5 through A9 are not at zeroes or all ones, it represents the 3rd MSB of the current word counter. (See note 1).  A0 Multiplexed address line output. When INCMD is LOW, or A5 through A9 are all zeroe or all ones (mode command), it represents the latched output of the LSB in the wor count field of the command. When INCMD is HIGH and A5 through A9 are not at zeroes or all ones, it represents the LSB of the current word counter. (See note 1).  Data transfer acknowledge - Active LOW output signal during data transfers to or from the subsystem indicating the RTU has received the DTGRT in response to DTREQ and it presently doing the transfer. Can be connected directly pins 67 on Plug-In Pkg or pin 6 on Flat Pkg (BUF ENA) for control of 3-state data buffers; and to 3-state address buffer control lines, if they are used.  A4 Multiplexed address line output. When INCMD is LOW or A5 through A9 are all zeroe or all ones (mode command), it represents the latched output of the MSB in the wor count field of the command word. When INCMD is HIGH and A5 through A9 are not at zeroes or all ones, it represents the MSB of the current word counter. (See note 1).  Read/Write - Output signal that controls the direction of the internal data bus buffers Normally, the signal is LOW and the buffers drive the data bus. When data is needed from the subsystem, it goes HIGH to turn the buffers around and the RT now appears as a input. The signal is HIGH only when DTREQ is active (LOW).  GBR Good block received - LOW level output pulse (500 ns) used to flag the subsystem that valid, legal, non-mode receive command with the correct number of data words has bee received without a message error and successfully transferred to the subsystem. (Se note 4).  BUF ENA  BUF ENA	59	39	RXDATAIN B		
or all ones (mode command), it represents the latched output of the LSB in the wor count field of the command. When INCMD is HIGH and A5 through A9 are not al zeroes or all ones, it represents the LSB of the current word counter. (See note 1).  Data transfer acknowledge - Active LOW output signal during data transfers to or from the subsystem indicating the RTU has received the DTGRT in response to DTREQ and it presently doing the transfer. Can be connected directly pins 67 on Plug-In Pkg or pin 6 on Flat Pkg (BUF ENA) for control of 3-state data buffers; and to 3-state address buffer control lines, if they are used.  Multiplexed address line output. When INCMD is LOW or A5 through A9 are all zeroe or all ones (mode command), it represents the latched output of the MSB in the wor count field of the command word. When INCMD is HIGH and A5 through A9 are not all zeroes or all ones, it represents the MSB of the current word counter. (See note 1).  Read/Write - Output signal that controls the direction of the internal data bus buffers Normally, the signal is LOW and the buffers drive the data bus. When data is needed from the subsystem, it goes HIGH to turn the buffers around and the RT now appears as a input. The signal is HIGH only when DTREQ is active (LOW).  GBR  Good block received - LOW level output pulse (500 ns) used to flag the subsystem that valid, legal, non-mode receive command with the correct number of data words has bee received without a message error and successfully transferred to the subsystem. (Se note 4).  BUF ENA  Buffer enable - Input used to enable or 3-state the internal data bus buffers when they are driving the bus. When LOW, the data bus buffers are enabled. Could be connected to DTACK, (pin 62, Plug-In Pkg), (pin 76, Flat Pkg) if RT is sharing the same data bus at the subsystem. (See note 5).	60	80	A2	or all ones (mode command), it represents the latched output of the 3rd MSB in the wo count field of the command word. When INCMD is HIGH and A5 through A9 are not	
the subsystem indicating the RTU has received the DTGRT in response to DTREQ and is presently doing the transfer. Can be connected directly pins 67 on Plug-In Pkg or pin 6 on Flat Pkg (BUF ENA) for control of 3-state data buffers; and to 3-state address buffer control lines, if they are used.  A4 Multiplexed address line output. When INCMD is LOW or A5 through A9 are all zeroe or all ones (mode command), it represents the latched output of the MSB in the wor count field of the command word. When INCMD is HIGH and A5 through A9 are not all zeroes or all ones, it represents the MSB of the current word counter. (See note 1).  Read/Write - Output signal that controls the direction of the internal data bus buffers Normally, the signal is LOW and the buffers drive the data bus. When data is needed fror the subsystem, it goes HIGH to turn the buffers around and the RT now appears as a input. The signal is HIGH only when DTREQ is active (LOW).  Good block received - LOW level output pulse (500 ns) used to flag the subsystem that valid, legal, non-mode receive command with the correct number of data words has bee received without a message error and successfully transferred to the subsystem. (Se note 4).  BUF ENA  Buffer enable - Input used to enable or 3-state the internal data bus buffers when they are driving the bus. When LOW, the data bus buffers are enabled. Could be connected to DTACK, (pin 62, Plug-In Pkg), (pin 76, Flat Pkg) if RT is sharing the same data bus at the subsystem. (See note 5).	61	78	A0	Multiplexed address line output. When INCMD is LOW, or A5 through A9 are all zeroes or all ones (mode command), it represents the latched output of the LSB in the word count field of the command. When INCMD is HIGH and A5 through A9 are not all zeroes or all ones, it represents the LSB of the current word counter. (See note 1).	
or all ones (mode command), it represents the latched output of the MSB in the wor count field of the command word. When INCMD is HIGH and A5 through A9 are not all zeroes or all ones, it represents the MSB of the current word counter. (See note 1).  Read/Write - Output signal that controls the direction of the internal data bus buffers Normally, the signal is LOW and the buffers drive the data bus. When data is needed from the subsystem, it goes HIGH to turn the buffers around and the RT now appears as a input. The signal is HIGH only when DTREQ is active (LOW).  GOOD BOOD BOOD BOOD BOOD BOOD BOOD BOOD	62	76	DTACK	Data transfer acknowledge - Active LOW output signal during data transfers to or from the subsystem indicating the RTU has received the DTGRT in response to DTREQ and is presently doing the transfer. Can be connected directly pins 67 on Plug-In Pkg or pin 66 on Flat Pkg (BUF ENA) for control of 3-state data buffers; and to 3-state address buffer control lines, if they are used.	
Normally, the signal is LOW and the buffers drive the data bus. When data is needed from the subsystem, it goes HIGH to turn the buffers around and the RT now appears as a input. The signal is HIGH only when DTREQ is active (LOW).  GOOD block received - LOW level output pulse (500 ns) used to flag the subsystem that valid, legal, non-mode receive command with the correct number of data words has bee received without a message error and successfully transferred to the subsystem. (Se note 4).  Hand the buffers drive the data bus buffers drive the subsystem that valid, legal, non-mode receive command with the correct number of data words has bee received without a message error and successfully transferred to the subsystem. (Se note 4).  Buffer enable - Input used to enable or 3-state the internal data bus buffers when they are driving the bus. When LOW, the data bus buffers are enabled. Could be connected to DTACK, (pin 62, Plug-In Pkg), (pin 76, Flat Pkg) if RT is sharing the same data bus at the subsystem. (See note 5).	63	74	A4	Multiplexed address line output. When INCMD is LOW or A5 through A9 are all zeroes or all ones (mode command), it represents the latched output of the MSB in the word count field of the command word. When INCMD is HIGH and A5 through A9 are not all zeroes or all ones, it represents the MSB of the current word counter. (See note 1).	
valid, legal, non-mode receive command with the correct number of data words has bee received without a message error and successfully transferred to the subsystem. (Se note 4).  12 MHz clock input - Input for the master clock used to run RTU circuits.  Buffer enable - Input used to enable or 3-state the internal data bus buffers when they are driving the bus. When LOW, the data bus buffers are enabled. Could be connected to DTACK, (pin 62, Plug-In Pkg), (pin 76, Flat Pkg) if RT is sharing the same data bus at the subsystem. (See note 5).	64	72	R/W	Read/Write - Output signal that controls the direction of the internal data bus buffers. Normally, the signal is LOW and the buffers drive the data bus. When data is needed from the subsystem, it goes HIGH to turn the buffers around and the RT now appears as an input. The signal is HIGH only when $\overline{\text{DTREQ}}$ is active (LOW).	
Buffer enable - Input used to enable or 3-state the internal data bus buffers when they ar driving the bus. When LOW, the data bus buffers are enabled. Could be connected to DTACK, (pin 62, Plug-In Pkg), (pin 76, Flat Pkg) if RT is sharing the same data bus a the subsystem. (See note 5).	65	70	GBR	Good block received - LOW level output pulse (500 ns) used to flag the subsystem that a valid, legal, non-mode receive command with the correct number of data words has been received without a message error and successfully transferred to the subsystem. (See note 4).	
driving the bus. When LOW, the data bus buffers are enabled. Could be connected to DTACK, (pin 62, Plug-In Pkg), (pin 76, Flat Pkg) if RT is sharing the same data bus a the subsystem. (See note 5).	66	68	12 MHz	12 MHz clock input - Input for the master clock used to run RTU circuits.	
68 64 RESET Input resets entire RT when LOW.	67	66	BUF ENA	Buffer enable - Input used to enable or 3-state the internal data bus buffers when they are driving the bus. When LOW, the data bus buffers are enabled. Could be connected to DTACK, (pin 62, Plug-In Pkg), (pin 76, Flat Pkg) if RT is sharing the same data bus as the subsystem. (See note 5).	
	68	64	RESET	Input resets entire RT when LOW.	

#### TERMINAL CONNECTIONS AND PIN FUNCTIONS (con't)

Plug-In Pkg	Flat Pkg	Function	Description	
69	62	RT FLAG	Remote terminal flag - Input signal used to control the terminal flag bit in the status register. If LOW when the status word is updated, the terminal flag bit would be set; if HIGH, it would be cleared. Normally connected to RTFAIL; (pin 28, Plug-In Pkg); (pin 67, Flat Pkg).	
70	60	TEST 1	Factory test point - DO NOT USE. (See note 6).	
71	58	BUSY	Subsystem busy - Input from the subsystem used to control the busy bit in the status register. If LOW when the status word is updated, the busy bit will be set; if HIGH, it will be cleared. If the busy bit is set in the status register, no data will be requested from the subsystem in response to a transmit command. On receive commands, data will still be transferred to subsystem.	
72	56	SS FLAG	Subsystem flag - Input from the subsystem used to control the subsystem flag bit in the status register. If LOW when the status word is updated, the subsystem flag will be set; if HIGH, it will be cleared.	
73	54	MESS ERR	Message error - Output signal that goes LOW and stays low whenever there is a format or word error with the received message over the 1553 data bus. Cleared by the next NBGT.	
74	52	RXDATAIN A	Input from the HIGH side of the primary side of the coupling transformer that contacts to the A channel of the 1553 bus.	
75	50	GND A	Power supply return connection for the A channel transceiver.	
76	48	VccA	+12 /+15 Volt input power supply connection for the A channel transceiver.	
77	46	TXDATAOUT A	LOW output to the primary side of the coupling transformer that connects to the A channel of the 1553 bus.	
78	44	STATEN	Status word enable - LOW level active output signal present when the status word is enabled on the parallel data bus.	

#### NOTES:

- 1. When INCMD is LOW during the DTSTR immediately following NBGT, A0 through A4 are valid and equal to WC0 through WC4 of the received command word. The remaining time while INCMD is LOW and A5 through A9 are not all zeros or ones (i.e. MODE), A0 through A4 are equal to the last current word count plus one. When INCMD is HIGH and A5 through A9 are not MODE, A0 through A4 represent the current word counter. If A5 through A9 are equal to MODE, A0 through WC4 of the received command word, independent of the state of INCMD.
- 2. Pulse width is typically 166 ns.
- 3. Do not connect.
- 4. Pulse width is typically 500 ns.
- 5. Pin 67 for Plug-In Pkg, and pin 66 for Flat Pkg BUF ENA: This pin is typically tied to DTACK, causing the device to drive the shared data bus only while DTACK is active. If desired BUF ENA can be gounded. The data will remain latched on the data bus pins for 19 μs from DTSRB and 4 μs for the last word of a message as the devices status word or BIT word is transferred to the BC (STATEN or BITEN low). Once the STATUS or BIT word transfer is complete, the data bus will automatically again contain the last data word. The device will automatically switch the direction of the internal buffers during a transmit operation.
- 6. Do not connect.
- 7. For Flat Pkg, pins 1, 41, 42, and 82 are no connections.






FIGURE 2 – TYPICAL DIRECT COUPLED CONFIGURATION








FIGURE 5B - TIMING DIAGRAM, RT TO RT RECEIVE ONE WORD (PART B)






FIGURE 6 – TIMING DIAGRAM, COMMAND WORD TRANSFER




NOTE: 1. R/W = 0

FIGURE 7 – TIMING DIAGRAM, STATUS WORD TRANSFER



NOTE:  $1. R/\overline{W} = 0$ 

FIGURE 8 – TIMING DIAGRAM, BIT WORD TRANSFER




1.  $R/\overline{W} = Logic 0$ 

**NOTES:** 

- 2. (\*) = Non-Mode Only
- 3. BUFFENA = DTACK

FIGURE 9 – TIMING DIAGRAM, DATA TO SUBSYSTEM




1. (\*) = Non-Mode Only

**NOTES:** 

- 2. Word Count for Mode Code
- 3. BUFFENA = Don't Care

FIGURE 10 - TIMING DIAGRAM, DATA FROM SUBSYSTEM



NOTES:

1.  $R\overline{W}$  = LOGIC 0 2.  $\overline{DTGRT}$  =  $\overline{DTREQ}$  = LOGIC 1 3. INCMD =  $\overline{DAT/\overline{CMD}}$  ARE LOGIC 1

# **CT2512 PIN OUT DESCRIPTION (DDIP)**

4	(140)		10	01
<u>1</u> 41	(A10 A9	CT2512	A3	21 60
2	A9 A8	C12512	A2 A1	22
42	A7	MU CTD 1552D	A0	61
3	A6	MIL-STD-1553B	DTGRT	23
43	DB0	REMOTE TERMINAL	DTACK	62
4	DB1	PROTOCOL UNIT	INCMD	24
44	DB2		A4	63
5	DB3		HSFAIL	25
45	DB4		R/W	64
6	DB5		DISTR	26
46	DB6		GBR	65
7	DB7	A5	(DAT/CMD)	27
47	DB8		12MHz IN	66
8	DB9		RTFAIL	28
48	DB10		BUF ENA	67
9	DB11		DTREQ	29
49	DB12		RESET	68
10	DB13		ADBC	30
<u>50</u> 11	DB14		RTFLAG	<u>69</u> 31
51	DB15 +5V		TP2 TP1	70
12	BRO ENA		A11(T/R)	32
52	GND		BUSY	71
13	ADDRE		ILLCMD	33
53	ADDRD		SSFLAG	72
14	ADDRC		SRQ	34
54	ADDRB		ME	73
15	ADDRA		BITEN	35
55	ADDRP		RXDATA A	74
16	RTADERR		RXDATA A	36
_56	TXDATA B		GND A	75
17	TXDATA B		+5VA	37
<u>57</u>	-15V B		+15VA	76
<u>18</u>	+15VB		15V_A	38
<u>58</u>	+5V B		TXDATA A	77
<u>19</u>	GND B		TXDATA A	39
<u>59</u>	RXDATA B		STATEN	<u>78</u>
20	RXDATA B		NBGT	40

Pin #	Function	Pin #	Function
1	A10	40	NBGT
2	A8	41	A9
3	A6	42	A7
4	DB1	43	DB0
5	DB3	44	DB2
6	DB5	45	DB4
7	DB7	46	DB6
8	DB9	47	DB8
9	DB11	48	DB10
10	DB13	49	DB12
11	DB15	50	DB14
12	BRO ENA	51	+5V
13	ADDRE	52	GND
14	ADDRC	53	ADDRD
15	ADDRA	54	ADDRB
16	RTADERR	55	ADDRP
17	TXDATA B	56	TXDATA B
18	+15V B	57	-15V B
19	GND B	58	+5V B
20	RXDATA B	59	RXDATA B
21	A3	60	A2
22	A1	61	A0
23	DTGRT	62	DTACK
24	INCMD	63	A4
25	HSFAIL	64	R/W
26	DTSTR	65	GBR
27	A5 (DAT/CMD)	66	12MHz IN
28	RTFAIL	67	BUF ENA
29	DTREQ	68	RESET
30	ADBC	69	RTFLAG
31	TP2 (NC)	70	TP1 (NC)
32	A11 (T/R)	71	BUSY
33	ILLCMD	72	SSFLAG
34	SRQ	73	ME
35	BITEN	74	RXDATA A
36	RXDATA A	75	GND A
37	+5V A	76	+15V A
38	-15V A	77	TXDATA A
39	TXDATA A	78	STATEN

# FIGURE 12 – DDIP PIN CONNECTION DIAGRAM, CT2512 AND PINOUT TABLE


# CT2512 PIN OUT DESCRIPTION (FP)

1	N/C		N/C	82
2	A10	CT2512-FP	A3	81
3	A9	C12312-FP	A2	80
4	A8	MU OTD 4550D	A1	79
5	A7	MIL-STD-1553B	A0	78
6	A6	REMOTE TERMINAL	DTGRT	77
7	DB0	PROTOCOL UNIT	DTACK	76
8	DB1		INCMD	75
9	DB2		A4	74
10	DB3		HSFAIL	73
11	DB4		R/W	72
12	DB5		DISTR	71
13	DB6		GBR	70
14	DB7	A5	(DAT/CMD)	69
15	DB8		12MHz IN	68
16	DB9		RTFAIL	67
<u>17</u>	DB10		BUF ENA	66
18	DB11		DTREQ	65
19	DB12		RESET	64
20	DB13		ADBC	63
21	DB14		RTFLAG	62
22	DB15		TP2   TP1	61
23	+5V		A11(T/R)	60
<u>24</u> 25	BR0 ENA		BUSY	59
<u>25</u>	GND		ILLCMD	<u>58</u> 57
<u>20</u> 27	ADDRE ADDRD		SSFLAG	56
28	ADDRC		SRQ	55
29	ADDRB		ME	54
30	ADDRA		BITEN	53
31	ADDRP		RXDATA A	52
32	RTADERR		RXDATA A	51
33	TXDATA B		GND A	50
34	TXDATA B		+5VA	49
35	-15V B		+15VA	48
36	+15V B		-15VA	47
37	+5V B		TXDATA A	46
38	GND B		TXDATA A	45
39	RXDATA B		STATEN	44
40	RXDATA B		NBGT	43
41	N/C		N/C	42
	/		)	


Pin #	Function	Pin #	Function	
1	NC	42	NC	
2	A10	43	NBGT	
3	A9	44	STATEN	
4	A8	45	TXDATA A	
5	A7	46	TXDATA A	
6	A6	47	-15V A	
7	DB0	48	+15V A	
8	DB1	49	+5V A	
9	DB2	50	GND A	
10	DB3	51	RXDATA A	
11	DB4	52	RXDATA A	
12	DB5	53	BITEN	
13	DB6	54	ME	
14	DB7	55	SRQ	
15	DB8	56	SSFLAG	
16	DB9	57	ILLCMD	
17	DB10	58	BUSY	
18	DB11	59	A11 (T/R)	
19	DB12	60	TP1	
20	DB13	61	TP2	
21	DB14	62	RTFLAG	
22	DB15	63	ADBC	
23	+5V	64	RESET	
24	BRO ENA	65	DTREQ	
25	GND	66	BUF ENA	
26	ADDRE	67	RTFAIL	
27	ADDRD	68	12MHz IN	
28	ADDRC	69	A5 (DAT/CMD)	
29	ADDRB	70	GBR	
30	ADDRA	71	DTSTR	
31	ADDRP	72	R/W	
32	RTADERR	73	HSFAIL	
33	TXDATA B	74	A4	
34	TXDATA B	75	INCMD	
35	-15V B	76	DTACK	
36	+15V B	77	DTGRT	
37	+5V B	78	A0	
38	GND B	79	A1	
39	RXDATA B	80	A2	
40	RXDATA B	81	A3	
41	NC	82	NC	

FIGURE 13 – FLAT PACKAGE PIN CONNECTION DIAGRAM, CT2512 AND PINOUT TABLE

#### PLUG IN PACKAGE OUTLINE



# FLAT PACKAGE OUTLINE



SCDCT2512 Rev F

#### **ORDERING INFORMATION**

Model Number	Screening	DESC SMD	Power Supply	Package
CT-2512-001-2	Military Temperature, -55°C to +125°C, Screened to the individual test methods of MIL-STD-883	5962-8753503XA	+5V, ±15V	Plug in
CT-2512-001-1		5962-8753503XC		
CT-2512-201-2		5962-8753503ZA		Flat Package
CT-2512-201-1		5962-8753503ZC		
* CT2513		-	+5V, ±12V	Plug in
* CT2513-FP				Flat Package
* CT2510			+5V, -15V	Plug in
* CT2510-FP				Flat Package
* CT2511			+5V, -12V	Plug in
* CT2511-FP				Flat Package

<sup>\*</sup> Contact Factory for availability

 PLAINVIEW, NEW YORK
 INTERNATIONAL
 NORTHEAST

 Toll Free: 800-THE-1553
 Tel: 805-778-9229
 Tel: 603-888-3975

 Fax: 516-694-6715
 Fax: 805-778-1980
 Fax: 603-888-4585

 SE AND MID-ATLANTIC
 WEST COAST
 CENTRAL

 Tel: 321-951-4164
 Tel: 949-362-2260
 Tel: 719-594-8017

 Fax: 321-951-4254
 Fax: 949-362-2266
 Fax: 719-594-8468

www.aeroflex.com info-ams@aeroflex.com

Aeroflex Microelectronic Solutions reserves the right to change at any time without notice the specifications, design, function, or form of its products described herein. All parameters must be validated for each customer's application by engineering. No liability is assumed as a result of use of this product. No patent licenses are implied.









Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused