

Silicon NPN Power Transistors

2SD1550

DESCRIPTION

www.datasheet4u.com

- With TO-3P(H)IS package
- High voltage ,high speed
- Low collector saturation voltage

APPLICATIONS

- For color TV horizontal deflection output applications

PINNING

PIN	DESCRIPTION
1	Base
2	Collector
3	Emitter




Fig.1 simplified outline (TO-3P(H)IS) and symbol

Absolute maximum ratings (Ta=25°C)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V _{CBO}	Collector-base voltage	Open emitter	1000	V
V _{CEO}	Collector-emitter voltage	Open base	400	V
V _{EBO}	Emitter-base voltage	Open collector	5	V
I _C	Collector current		10	A
P _C	Collector power dissipation	T _C =25°C	50	W
T _j	Junction temperature		150	°C
T _{stg}	Storage temperature		-55~150	°C

Silicon NPN Power Transistors

2SD1550

CHARACTERISTICS

T_j=25°C unless otherwise specified

www.datasheet4u.com

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CEO(SUS)}	Collector-emitter sustaining voltage	I _C =0.1A, I _B =0	400			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =8A; I _B =1.6A			5.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =8A; I _B =1.6A			1.5	V
I _{CBO}	Collector cut-off current	V _{CB} =800V; I _E =0			10	μA
I _{EBO}	Emitter cut-off current	V _{EB} =5V; I _C =0			10	μA
h _{FE-1}	DC current gain	I _C =1A; V _{CE} =5V	8			
h _{FE-2}	DC current gain	I _C =8A; V _{CE} =5V	5			

Silicon NPN Power Transistors

2SD1550

PACKAGE OUTLINE

www.datasheet4u.com




Fig.2 Outline dimensions (unindicated tolerance: ± 0.15 mm)