## SSTV16859 Dual Output 13-Bit Register with SSTL-2 Compatible I/O and Reset

#### **General Description**

U.com The SSTV16859 is a dual output 13-bit register designed for use with 184 and 232 pin DDR-1 memory modules. The device has a differential input clock, <u>SSTL-2</u> compatible data inputs and a LVCMOS compatible <u>RESET</u> input. The device has been designed to meet the JEDEC DDR module register specifications.

The device has been fabricated on an advanced submicron CMOS process and is designed to operate at power supplies of less than 3.6V's.

#### Features

Compliant with DDR-I registered module specifications
 Operates at 2.5V  $\pm$  0.2V V<sub>DD</sub>

March 2001

Revised July 2002

- SSTL-2 compatible input structure
- SSTL-2 compliant output structure
- Differential SSTL-2 compatible clock inputs
- Low power mode when device is reset
- Industry standard 64 pin TSSOP package
   Also packaged in plastic Fine-Pitch Ball Grid Array
- (FBGA)

#### **Ordering Code:**

Order Number	Package Number	Package Description
SSTV16859G (Note 1)(Note 2)	BGA96A	96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
SSTV16859MTD (Note 2)	MTD64	64-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: Ordering code "G" indicates Trays.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

© 2002 Fairchild Semiconductor Corporation DS500414

# SSTV16859

#### **Connection Diagrams**

Pin A	ssignme	nt for TS	SOP
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	64         63         62         61         60         59         58         57         56         55         54         53         52         51         51         50         49         48         47         46         45         443         42         41         40         399         388         376         355         34         33         33         34         33         33         34         33         33         34         33         33         34         33         33         34         33         33         35         34         33         33         34         33         35         34         33         33         34         33         35         34         33         35         34         33         35         34         33         35         34         33         33         34         33         35         34         33         35         34         33         34         33         35         34         33         35         34         33         35         34         35         34         35         34         35         34         35         34         35         35         34 <t< td=""><td><ul> <li>VDDQ</li> <li>GND</li> <li>D13</li> <li>D12</li> <li>VDD</li> <li>VDDQ</li> <li>GND</li> <li>D11</li> <li>D9</li> <li>GND</li> <li>D8</li> <li>D7</li> <li>RESET</li> <li>GND</li> <li>CK</li> <li>VDDQ</li> <li>VREF</li> <li>GND</li> <li>CK</li> <li>VDDQ</li> <li>VREF</li> <li>GND</li> <li>D4</li> <li>D3</li> <li>GND</li> <li>QND</li> <li>VDQ</li> <li>D2</li> <li>D1</li> <li>GND</li> <li>QD2</li> <li>D1</li> <li>GND</li> <li>VDQ</li> <li>VDQ</li> <li>VDQ</li> <li>VDQ</li> <li>VDQ</li> <li>VDQ</li> <li>QND</li> <!--</td--></ul></td></t<>	<ul> <li>VDDQ</li> <li>GND</li> <li>D13</li> <li>D12</li> <li>VDD</li> <li>VDDQ</li> <li>GND</li> <li>D11</li> <li>D9</li> <li>GND</li> <li>D8</li> <li>D7</li> <li>RESET</li> <li>GND</li> <li>CK</li> <li>VDDQ</li> <li>VREF</li> <li>GND</li> <li>CK</li> <li>VDDQ</li> <li>VREF</li> <li>GND</li> <li>D4</li> <li>D3</li> <li>GND</li> <li>QND</li> <li>VDQ</li> <li>D2</li> <li>D1</li> <li>GND</li> <li>QD2</li> <li>D1</li> <li>GND</li> <li>VDQ</li> <li>VDQ</li> <li>VDQ</li> <li>VDQ</li> <li>VDQ</li> <li>VDQ</li> <li>QND</li> <!--</td--></ul>
Pin /	-	ent for FE	
T R P N M L K J H G F E D C B A			000000000000000000000000000000000000000

(Top Thru View)

#### **Pin Descriptions**

Pin Name	Description
Q <sub>1A</sub> -Q <sub>13A</sub>	SSTL-2 Compatible Register Outputs
Q <sub>1B</sub> -Q <sub>13B</sub>	
D <sub>1</sub> -D <sub>13</sub>	SSTL-2 Compatible Register Inputs
RESET	Asynchronous LVCMOS Reset Input
СК	Positive Master Clock Input
CK	Negative Master Clock Input
V <sub>REF</sub>	Voltage Reference Pin for SSTL level inputs
V <sub>DDQ</sub>	Power Supply Voltage for Output Signals
V <sub>DD</sub>	Power Supply Voltage for Inputs
NC	Electrically Isolated No Connect

#### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	NC	NC	NC	NC	NC	NC
В	Q <sub>12A</sub>	Q <sub>13A</sub>	GND	GND	NC	NC
С	Q <sub>10A</sub>	Q <sub>11A</sub>	GND	GND	NC	NC
D	Q <sub>8A</sub>	Q <sub>9A</sub>	$V_{DDQ}$	V <sub>DDQ</sub>	D <sub>13</sub>	D <sub>12</sub>
Е	Q <sub>6A</sub>	Q <sub>7A</sub>	$V_{DDQ}$	V <sub>DD</sub>	D <sub>11</sub>	D <sub>10</sub>
F	Q <sub>4A</sub>	Q <sub>5A</sub>	$V_{DDQ}$	V <sub>DD</sub>	D <sub>9</sub>	D <sub>8</sub>
G	Q <sub>2A</sub>	$Q_{3A}$	GND	GND	D <sub>7</sub>	RESET
н	Q <sub>1A</sub>	Q <sub>13B</sub>	GND	GND	NC	CK
J	Q <sub>12B</sub>	Q <sub>11B</sub>	GND	V <sub>REF</sub>	NC	СК
к	Q <sub>10B</sub>	Q <sub>9B</sub>	$V_{DDQ}$	V <sub>DD</sub>	NC	NC
L	Q <sub>8B</sub>	Q <sub>7B</sub>	$V_{DDQ}$	V <sub>DD</sub>	$D_5$	D <sub>6</sub>
м	Q <sub>6B</sub>	Q <sub>5B</sub>	V <sub>DDQ</sub>	$V_{DDQ}$	$D_3$	D <sub>4</sub>
N	Q <sub>4B</sub>	$Q_{3B}$	GND	GND	D <sub>1</sub>	D <sub>2</sub>
Р	Q <sub>2B</sub>	Q <sub>1B</sub>	GND	GND	NC	NC
R	NC	NC	NC	NC	NC	NC
т	NC	NC	NC	NC	NC	NC

#### **Truth Table**

RESET	D <sub>n</sub>	СК	СК	Q <sub>n</sub>
L	X or Floating	X or Floating	X or Floating	L
Н	L	↑	$\downarrow$	L
Н	Н	↑	$\downarrow$	Н
Н	Х	L	Н	Q <sub>n-1</sub>
Н	Х	Н	L	Q <sub>n-1</sub>

L = Logic LOW H = Logic HIGH X = Don't Care but not floating unless noted<math display="block">L = LOW-bHIGH Clock Transition L = HIGH-to-LOW Clock Transition

 $\textbf{Q}_{n-1} = \textbf{Output}$  Remains in Previously Clocked State

#### **Functional Description**


The SSTV16859 is a 13-bit dual register with SSTL-2 compatible inputs and outputs. Input data is transferred to output data on the rising edge of the differential clock pair. When the RESET signal is asserted LOW all outputs are placed into the LOW logic state and all input comparators are disabled for power savings. Output glitches are prevented by disabling the internal registers more quickly than the input comparators. When RESET is removed, the system designer must insure the clock and data inputs to the

device are stable during the rising transition of the  $\overline{\text{RESET}}$  signal. The SSTL-2 data inputs transition based on the value of

 $V_{\text{REF}}$ .  $V_{\text{REF}}$  is a stable system reference used for setting the trip point of the input buffers of the SSTV16859 and other SSTL-2 compatible devices.

The  $\overline{\text{RESET}}$  signal is a standard CMOS compatible input and is not referenced to the  $V_{\text{REF}}$  signal.

#### Logic Diagram





#### Absolute Maximum Ratings(Note 3)

;	Supply Voltage (V <sub>DDQ</sub> )	-0.5V to +3.6V	
	Supply Voltage (V <sub>DD</sub> )	-0.5V to +3.6V	
	Reference Voltage (V <sub>REF</sub> )	-0.5V to +3.6V	
	Input Voltage (V <sub>I</sub> )	-0.5V to V <sub>DD</sub> +0.5V	
	Output Voltage (V <sub>O</sub> )		
	Outputs Active (Note 4)	-0.5V to V <sub>DDQ</sub> + 0.5V	
	DC Input Diode Current (I <sub>IK</sub> )		
	$V_{I} < 0V$	–50 mA	
	$V_I > V_{DD}$	+50 mA	
	DC Output Diode Current (I <sub>OK</sub> )		
	V <sub>O</sub> < 0V	–50 mA	
	$V_{O} > V_{DDQ}$	+50 mA	
	DC Output Source/Sink Current		
	(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA	
	DC V <sub>DD</sub> or Ground Current		
	per Supply Pin (I <sub>DD</sub> or Ground)	±100 mA	
;	Storage Temperature Range (T <sub>stg</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$	
	ESD (Human Body Model)	≥ 7000V	

Recommended Operating Conditions (Note 5)	9
Power Supply (V <sub>DDQ</sub> )	2.3V to 2.7V
Power Supply (V <sub>DD</sub> )	
Operating Range	$V_{\text{DDQ}}$ to 2.7V
Reference Supply	
$(V_{REF} = V_{DDQ}/2)$	1.15 to 1.35
Termination Voltage (V <sub>TT</sub> )	$V_{REF} \pm 40 \text{ mV}$
Input Voltage	0 to V <sub>DD</sub>
Output Voltage (V <sub>O</sub> )	
Output in Active States	0V to V <sub>DDQ</sub>
Output Current I <sub>OH</sub> /I <sub>OL</sub>	
$V_{DD} = 2.3V$ to 2.7V	±20 mA
Free Air Operating Temperature (T <sub>A</sub> )	$0^{\circ}C$ to $+70^{\circ}C$
Note 3: The "Absolute Maximum Ratings" are those	values beyond which

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: IO Absolute Maximum Rating must be observed.

Note 5: The  $\overrightarrow{\text{RESET}}$  input of the device must be held at V<sub>DD</sub> or GND to ensure proper device operation. The differential inputs must not be floating, unless  $\overrightarrow{\text{RESET}}$  is asserted LOW.

#### DC Electrical Characteristics (2.3V $\leq$ V\_{DD} $\leq$ 2.7V)

Symbol	Parameter	Conditions	V <sub>DD</sub> (V)	Min	Тур	Max	Units
V <sub>IKL</sub>	Input LOW Clamp Voltage	I <sub>I</sub> = -18 mA	2.3			-1.2	V
V <sub>IKH</sub>	Input HIGH Clamp Voltage	I <sub>I</sub> = +18 mA	2.3	1		3.5	V
V <sub>IH-AC</sub>	AC HIGH Level Input Voltage	Data Inputs		V <sub>REF</sub> +310mV			V
V <sub>IL-AC</sub>	AC LOW Level Input Voltage	Data Inputs				V <sub>REF</sub> -310mV	V
V <sub>IH-DC</sub>	DC HIGH Level Input Voltage	Data Inputs		V <sub>REF</sub> +150mV			V
V <sub>IL-DC</sub>	DC LOW Level Input Voltage	Data Inputs				V <sub>REF</sub> -150mV	V
V <sub>IH</sub>	HIGH Level Input Voltage	RESET		1.7			V
V <sub>IL</sub>	LOW Level Input Voltage	RESET				0.7	V
VICR	Common Mode Input Voltage Range	CK, CK		0.97		1.53	V
V <sub>I(PP)</sub>	Peak to Peak Input Voltage	CK, CK		360			mV
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3 to 2.7	V <sub>DD</sub> - 0.2			V
		I <sub>OH</sub> = -16 mA	2.3	1.95			v
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 to 2.7	1		0.2	V
		I <sub>OL</sub> = 16 mA	2.3			0.35	v
l	Input Leakage Current	$V_I = V_{DD}$ or GND	2.7			±5.0	μΑ
I <sub>DD</sub>	Static Standby	$\overline{\text{RESET}} = \text{GND}, I_{O} = 0$				10	μΑ
	Static Operating	$\overline{RESET} = V_{DD}, I_O = 0$	2.7			05	
		$V_I = V_{IH(AC)}$ or $V_{IL(AC)}$				25	mA
DDD	Dynamic Operating Current	$\overline{\text{RESET}} = V_{DD}, I_O = 0$					
	Clock Only	$V_I = V_{IH(AC)}$ or $V_{IL(AC)}$				120	μA/MH
		CK, CK Duty Cycle 50%					
	Dynamic Operating Current	$\overline{RESET} = V_{DD}, I_O = 0$	2.7				
	per Data Input	$V_I = V_{IH(AC)}$ or $V_{IL(AC)}$	2.1				
		CK, CK Duty Cycle 50%				15	μA/MH
		Data Input = 1/2 Clock					
		Rate 50% Duty Cycle					

www.fairchildsemi.com

4

#### DC Electrical Characteristics (Continued)


Symbol	Parameter	Conditions	V <sub>DD</sub> (V)	Min	Тур	Max	Units
R <sub>OH</sub>	Output HIGH On Resistance	I <sub>OH</sub> = -20 mA	2.3 to 2.7	7		20	Ω
R <sub>OL</sub>	Output LOW On Resistance	I <sub>OL</sub> = 20 mA	2.3 to 2.7	7		20	Ω
$R_{O\Delta}$	R <sub>OH</sub> - R <sub>OL</sub>	$I_0 = 20 \text{ mA}, T_A = 25^{\circ}\text{C}$	2.5			4	Ω


### AC Electrical Characteristics (Note 6)

#### www.DataSheet4U.con

					$T_A = 0^{\circ}C$ to	+70°C, C <sub>L</sub> = 30	pF, $R_L = 50\Omega$		
Symbol	Par	ameter		_	$V_{DD} = 2.5V$	$\pm$ 0.2V; V <sub>DDQ</sub> =	$\textbf{2.5V} \pm \textbf{0.2V}$	Units	
			_	Min	Тур	Max			
f <sub>MAX</sub>	Maximum Clock Frequency				200			MHz	
t <sub>W</sub>	Pulse Duration, CK, CK HIGH or L	_OW (Figure 2)			2.5			ns	
t <sub>ACT</sub> (Note 7)	Differential Inputs Activation Time, data inputs must be LOW after RESET HIGH (Figure 3)				22			ns	
t <sub>INACT</sub> (Note 7)	Differential Inputs De-activation Ti data and clock inputs must be hele (not floating) after RESET LOW		5		22			ns	
t <sub>S</sub>	Setup Time, Fast Slew Rate (Note 8)(Note 9) (Figure 5)				0.75			ns	
	Setup Time, Slow Slew Rate (Note 9)(Note 10) (Figure 5)				0.9			115	
t <sub>H</sub>	Hold Time, Fast Slew Rate (Note	8)(Note 10) (Fig	gure 5)		0.75			ns	
	Hold Time, Slow Slew Rate (Note		0.9			113			
t <sub>REM</sub>	Reset Removal Time (Figure 7)	et Removal Time (Figure 7)						ns	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay CK, $\overline{\text{CK}}$ to $\text{Q}_{\text{n}}$ (	(Figure 4)			1.1		2.8	ns	
t <sub>PHL</sub>	Propagation Delay RESET to Q <sub>n</sub> (	(Figure 6)					5.0	ns	
Note 7: This Note 8: For Note 9: For Note 10: Fo	er to Figure 1 through Figure 7. s parameter is not production tested. data signal input slew rate $\ge 1 V/ns$ . data signal input slew rate $\ge 0.5 V/ns$ a or CK, $\overline{CK}$ signals input slew rates are $\ge$ <b>Citance</b> (Note 11)								
- Symbol	Parameter	Min	Тур	Max	Units	Conditions			
C <sub>IN</sub>	Data Pin Input Capacitance	2.2		3.2	pF	V <sub>DD</sub> = 2.5V, \	/ <sub>I</sub> = V <sub>REF</sub> ± 310 r	nV	
-	CK, CK - Input Capacitance	2.2		3.2	pF		/ <sub>ICR</sub> = 1.25, V <sub>I(PF</sub>		
				L	·	$V_{DD} = 2.5V, V_1 = V_{DD} \text{ or GND}$			

Note 11:  $T_A = +25^{\circ}C$ , f = 1 MHz, Capacitance is characterized but not tested.





www.DataSheet4LL.com

