

## 868352-Bit Dynamic Sequential Access Memory for Television Applications (TV-SAM)


SDA 9251-2X

### Preliminary Data

CMOS IC

#### Features

- 212 x 64 x 16 x 4-bit organization
- Triple port architecture
- One 16 x 4-bit input shift register
- Two 16 x 4-bit output shift registers
- Shift registers independently and simultaneously accessible
- Continuous data flow even at maximum speed
- 33-MHz shift rate - 0.27-Gbit/s total data rate
- All inputs and outputs TTL-compatible
- Tristate outputs
- Random access of groups of 16 x 4 bits for a wide range of applications
- Refresh-free operation possible
- 5 V  $\pm$  10 % power supply
- 0 ... 70 °C operating temperature range
- Low power dissipation: 550 mW active, 28 mW standby
- Suitable for all common TV standards
- Allows flicker and noise reduction simultaneously with only one field memory
- Applications: TV, VCR, image processing, video printers, data compressors, delay lines, time base correctors, HDTV



Type	Ordering Code	Package
SDA 9251-2X	Q67100-H5063	P-DSO-28-.350 (SMD)

### Functional Description

The SDA 9251 is a triple port 868 352 bit dynamic sequential-access memory for high-data-rate video applications. It is organized as 212 rows by 64 columns by 16 arrays by 4 bit to allow for the storage of 4-bit planes of a TV field (NTSC, PAL, SECAM, MAC) in standard or studio quality (13.5-MHz basic sample rate) or 4-bit planes of parts of a HDTV field. The memory is fabricated using the same CMOS technology used for 1-Mbit standard dynamic random access memories.

The extremely high maximum data rate is achieved by three internal shift registers, each of 16-bit length and 4-bit width, which perform a serial to parallel conversion between the asynchronous input/output data streams and the memory array. The parallel data transfer from the 16 x 4-bit input shift register C to an addressed location of the memory array and from the memory array to one of the 16 x 4-bit output shift registers A or B is controlled by the serial column address (SAC) which contains the desired column address and an instruction code (mode bits) for transfer and refresh.

### Circuit Description

#### Memory Architecture

As shown in the block diagram, the TV-SAM comprises 64 memory arrays which are accessed in parallel. Each memory array has a size of 212 rows by 64 columns. The rows and columns of the 64 (= 16 x 4) arrays can be randomly addressed, reading or writing 16 x 4 bits at a time. To obtain the extremely high data rate at the 4-bit wide data input (SDC) and outputs (SQA, SQB), a parallel to serial conversion is done using shift registers of 16-bit length and 4-bit width. In this way the memory speed is increased by a factor of 16. (This is independent on the number of ports if the total data rate is regarded.)

Independent operation of the serial input and the two serial outputs is guaranteed by using three shift registers. The decoupling from the common 16 x 4-bit memory data bus is done by three latches which allow a flexible memory timing and a flying real-time data transfer.

A real-time data transfer is necessary to ensure a continuous data flow at the data pins even at maximum clock speed.

To save pins without loosing speed, the TV-SAM is addressed serially using a serial 8-bit row address and a serial 8-bit column address which includes two mode control bits. The serial row and column addresses are converted to parallel addresses internally, then latched and fed to the row and column decoders. The internal memory controller is responsible for the timing of the memory read/write access and the refresh operation.

### Data Input (SDC, SCB)

Data are shifted in through the serial port C (SDC0, ..., SDC3) at the rising edge of the shift clock SCB. After 16 clock pulses the data have to be transferred from shift register C to latch C. If more than 16 clock pulses occur before latching the data, only the last sixteen 4-bit data values are accepted.

### Data Transfer from Shift Register C to Latch C ( $\overline{WT}$ )

The contents of the shift register C are transferred to latch C at the falling edge of the write transfer signal  $\overline{WT}$ . If the timing restrictions between  $\overline{WT}$  and the clock SCB are respected, a continuous data flow at input SDC is possible without losing data. This transfer operation may be asynchronous to all other transfer operations except for a small forbidden window conditioned by the latch C to memory transfer, see diagram 4.

### Write Transfer from Latch C to Memory ( $\overline{RE}$ )

The data of latch C are transferred to the preaddressed location of the memory array at the rising edge of  $\overline{RE}$ , if the mode bits were set to H (M1) and L (M0), see "Addressing and Mode Control."

### Addressing and Mode Control (SAR, SAC, SCAD, $\overline{RE}$ )

The serial 8-bit row address SAR and the 8-bit column address/mode code SAC are serially shifted into the TV-SAM (LSB first) at rising edge of the address clock SCAD. After 8 SCAD cycles, the falling edge of  $\overline{RE}$  internally latches SAR and SAC. The column address itself needs only 6 bits. The last 2 bits of SAC are defined as mode bits and determine the read/write and refresh operation of the memory arrays to be triggered by the  $\overline{RE}$  signal.

Mode Bit M1	Mode Bit M0	Operation
L	L	Read transfer from memory to latch A
L	H	Read transfer from memory to latch B
H	L	Write transfer from latch C to memory
H	H	Refresh with internal row address

### Read Transfer from Memory to Latch A or B ( $\overline{RE}$ )

Memory data from a preaddressed location are transferred to latch A or B at the falling edge of  $\overline{RE}$ , depending on the mode control bits, see "Addressing and Mode Control".

### Data Transfer from Latch A to Shift Register A ( $\overline{RA}$ )

The contents of latch A are transferred to shift register A at the falling edge of the read transfer signal  $\overline{RA}$ . If the timing restrictions between  $\overline{RA}$  and the shift clock SCA are taken into account, a continuous data flow at output SQA without interrupts is possible. This transfer operation is independent on all other transfer operations except for a small forbidden time window conditioned by the memory to latch A transfer.

**Data Transfer from Latch B to Shift Register B ( $\overline{RB}$ )**

The contents of latch B are transferred to shift register B at the falling edge of the read transfer signal  $\overline{RB}$ . If the timing restrictions between  $\overline{RB}$  and the shift clock SCB are taken into account, a continuous data flow at output SQB without interrupts is possible. This transfer operation is independent on all other transfer operations except for a small forbidden time window conditioned by the memory to latch B transfer.

**Data Output A (SQA, SCA,  $\overline{OEA}$ )**

Data is shifted out through the serial port A (SQA0 ... SQA3) at the rising edge of the shift clock SCA. After 16 clock cycles new data have to be transferred from latch A to shift register A. Otherwise data values are cyclically repeated.

Via the output enable  $\overline{OEA}$  the output buffers can be switched into tristate.

The shift clock SCA may be completely independent on the shift clock for port B and C (SCB).

**Data Output B (SQB, SCB,  $\overline{OEB}$ )**

Data is shifted out through the serial port B (SQB0 ... SQB3) at the rising edge of the shift clock SCB. After 16 clock cycles new data have to be transferred from latch B to shift register B. Otherwise data values are cyclically repeated. The shift clock SCB is also used for the input port C. Via the output enable  $\overline{OEB}$  the output buffers can be switched into tristate.

**Refresh**

Either 256 refresh cycles or read/write cycles on 212 consecutive row addresses have to be executed within an 8 ms interval to maintain the data in the memory arrays.

A refresh cycle is determined by the mode control bits, see "Addressing and Mode Control". In the refresh mode, the row and column addresses are ignored.

It should be noted that the shift registers are also dynamic storage elements and that the data will be lost unless shifted using clocks SCA, SCB and SCAD within the specified retention time.

**Initialization**

The device incorporates an on-chip substrate bias generator as well as dynamic circuitry. Therefore an initial pause of 200  $\mu$ s is required after power on, followed by eight  $\overline{RE}$ -cycles before proper device operation is achieved.

### Typical Memory Cycle Sequence


A typical application of the TV-SAM is a real-time interfield image processing combined with flicker reduction. This can be achieved, for example, by writing and reading with 13.5-MHz clock rate via port C and B and by simultaneously reading port A with 27-MHz double speed clock. A main cycle of 4 consecutive  $\overline{RE}$  cycles of transfer is needed:

- 1st.  $\overline{RE}$ -cycle: Read transfer from memory to latch A
- 2nd.  $\overline{RE}$ -cycle: Read transfer from memory to latch B
- 3rd.  $\overline{RE}$ -cycle: Same as 1st.  $\overline{RE}$  cycle
- 4th.  $\overline{RE}$ -cycle: Write transfer from latch C to memory

Each transfer cycle is preceded by an address cycle as shown in the diagram page 164:

For the clock rates mentioned this means a serial cycle time of 74 ns at port B and C and 37 ns at port A. The addressing cycle time for each port is given by 16 times the serial data rate. Thus we have an addressing cycle time of approx. 1184 ns for port B and port C. The address for port A must be loaded every 592 ns. Since all addresses are shifted in sequentially, a  $\overline{RE}$  cycle time of approx. 296 ns is necessary.


The beginning of a block of 16 serial data at port A or B is determined by  $\overline{RA}$  and  $\overline{RB}$ , respectively. The end of the serial input data block at port C is controlled by  $\overline{WT}$ . Since  $\overline{RA}$ ,  $\overline{RB}$  and  $\overline{WT}$  can be independently chosen (except for small forbidden time windows when memory transfers are executed), the serial data streams can be shifted against each other without influencing the  $\overline{RE}$  cycles.



- Functionally coherent blocks are emphasized
- The vertical arrows indicate the moment of the data transfer from a latch to the shift register, or vice versa

Typical Memory Cycle Sequence


Pin Configuration  
(top view)



## Pin Definitions and Functions

Pin No.	Symbol	Input (I) Output (O)	Function
3	SQA0	O	} Serial data output for port A
2	SQA1	O	
27	SQA2	O	
26	SQA3	O	
20	SCA	I	Serial clock input for port A
19	$\overline{RA}$	I	Read transfer control input (latch A to shift register A)
25	$\overline{OEA}$	I	Output enable input for port A
5	SQB0	O	} Serial data output for port B
4	SQB1	O	
24	SQB2	O	
23	SQB3	O	
18	SCB	I	Serial clock input for port B and C
17	$\overline{RB}$	I	Read transfer control input (latch B to shift register B)
22	$\overline{OEB}$	I	Output enable input for port B
6	SDC0	I	} Serial data input for port C
7	SDC1	I	
8	SDC2	I	
9	SDC3	I	
16	$\overline{WT}$	I	Write transfer control input (shift register C to latch C)
12	SAR	I	Serial row address input
13	SAC	I	Serial column address and mode control input
11	SCAD	I	Serial address clock input
10	$\overline{RE}$	I	RAM-enable input (also latches the addresses)
1	$V_{CC1}$		Data output power supply (+ 5 V)
28	$V_{SS1}$		Data output power supply (GND)
14	$V_{CC2}$		Memory power supply (+ 5 V)
15	$V_{SS2}$		Memory power supply (GND)
21	(TF)		Test function (for factory use only)





Block Diagram

### Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Storage temperature	$T_{stg}$	- 55	125	°C	
Soldering temperature	$T_{sold}$		260	°C	
Soldering time	$t_{sold}$		10	s	
Input/output voltage	$V_{I/Q}$	- 1	7	V	Exception: pin 21 = TF - 1 to + 11 V
Test function input voltage	$V_I$	- 1	11	V	For factory use only
Power supply voltage	$V_{CC}$	- 1	7	V	
Data out current (short circuit)	$I_Q$		25	mA	
Total power dissipation	$P_{tot}$		900	mW	
Power dissipation per output	$P_Q$		112	mW	

### Operating Range

Parameter	Symbol	Limit Values			Unit
		min.	typ.	max.	
Supply voltage	$V_{CC1}$	4.5	5.0	5.5	V
Supply voltage	$V_{CC2}$	4.5	5.0	5.5	V
Supply voltage	$V_{SS1}$		0		V
Supply voltage	$V_{SS2}$		0		V
H-input voltage	$V_{IH}$	2.4		6.5	V
L-input voltage	$V_{IL}$	- 1.0		0.8	V
Ambient temperature	$T_A$	0	25	70	°C

### DC Characteristics

$V_{CC} = 5\text{ V} \pm 10\%$ ;  $T_A = 0\text{ to }70\text{ }^\circ\text{C}$

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Test enable input high voltage	$V_{IH}$ (TF)	$V_{CC} + 4.5$		10.5	V	At normal operation the pin TF has to be connected to $V_{IL}$ (TF) level or left unconnected.
Test disable input low voltage	$V_{IL}$ (TF)	- 1.0		$V_{CC} + 1.0$	V	See test enable input high voltage
H-output voltage	$V_{QH}$	2.4			V	$I_{OUT} = -2.5\text{ mA}$
L-output voltage	$V_{QL}$			0.4	V	$I_{OUT} = 2.1\text{ mA}$
Input leakage current	$I_{I(L)}$	- 10		10	$\mu\text{A}$	$0\text{ V} \leq V_i \leq 6.5\text{ V}$
Output leakage current	$I_{Q(L)}$	- 10		10	$\mu\text{A}$	$\overline{OE}A = \overline{OE}B = V_{IH}$
Average supply current	$I_{CCa}$			100	mA	$(t_{SC}\text{ port A} = t_{SC}\text{ min})$ $(t_{SC}\text{ port B} = 2 t_{SC}\text{ min})$ $(t_{SC}\text{ port C} = 2 t_{SC}\text{ min})$ $(t_{RC} = t_{RC}\text{ min})$ $I_{CCa}$ depends on cycle rate and on output loading. Specified values are measured with open output.
Standby supply current	$I_{CCb}$			5	mA	$(RE = \overline{OE}A = \overline{OE}B = V_{CC})$ $t_{SC}\text{ (SCA, SCB, SCAD)} = \text{max. } (t_{SC})$

**AC Characteristics** $V_{CC} = 5 V \pm 10 \%$ ;  $T_A = 0$  to  $70\text{ }^\circ\text{C}$ 

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Memory read or write cycle time	$t_{RC}$	240		100000	ns	Operation with $t_{RC} \geq t_{RCmin}$ ensures that 8-bit serial data are shifted out within one $\overline{RE}$ cycle taking $t_{SC} = t_{SCmin}$ . <b>See diagram 2, 3, 4, 6</b>
$\overline{RE}$ low time	$t_{RE}$	100		100000	ns	<b>See diagram 2, 3, 4, 6</b>
Serial port cycle time	$t_{SC}$	30		100000	ns	<b>See diagram 2 – 6</b>
$\overline{RE}$ precharge time	$t_{RP}$	100			ns	<b>See diagram 2, 3, 4, 6</b>
Address setup time	$t_{AS}$	5			ns	<b>See diagram 2, 3, 4, 6</b>
Address hold time	$t_{AH}$	6			ns	<b>See diagram 2, 3, 4, 6</b>
SCAD to $\overline{RE}$ set-up time	$t_{ROS}$	3			ns	<b>See diagram 2, 3, 4, 6</b>
$\overline{RE}$ to SCAD hold time	$t_{ROH}$	10			ns	<b>See diagram 2, 3, 4, 6</b>
$\overline{RE}$ to $\overline{RA}$ or $\overline{RB}$ delay time	$t_{RRD}$	90			ns	$t_{RRD}$ and $t_{RRL}$ are restrictive operating parameters only in memory read transfer cycles. <b>See diagram 2, 3</b>
$\overline{RA}$ or $\overline{RB}$ to $\overline{RE}$ lead time	$t_{RRL}$	– 30			ns	See $\overline{RE}$ to $\overline{RA}$ or $\overline{RB}$ delay time. <b>See diagram 2, 3</b>
$\overline{RA}$ to SCA $\overline{RB}$ to SCB set-up time	$t_{RSS}$	0			ns	<b>See diagram 2, 3</b>
$\overline{RA}$ or $\overline{RB}$ pulse width	$t_{RPW}$	10			ns	<b>See diagram 2, 3</b>
$\overline{RA}$ to SCA $\overline{RB}$ to SCB hold time	$t_{RSH}$	15			ns	<b>See diagram 2, 3</b>

### AC Characteristics (cont'd)

$V_{CC} = 5 V \pm 10 \%$ ;  $T_A = 0$  to  $70\text{ }^\circ\text{C}$

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
$\overline{WT}$ to $\overline{RE}$ lead time	$t_{WRL}$	30			ns	$t_{WRL}$ and $t_{RWL}$ are restrictive operating parameters only in memory write transfer cycles. In that case $t_{WRL}$ applies if the write transfer from shifter C to latch C occurs before the rising edge of $\overline{RE}$ . Otherwise $t_{RWL}$ has to be satisfied. <b>See diagram 4</b>
$\overline{RE}$ to $\overline{WT}$ lead time	$t_{WRL}$	50			ns	See $\overline{WT}$ to $\overline{RE}$ lead time
Output buffer turn-off delay	$t_{OFF}$	0		20	ns	$t_{OFF}$ (max) defines the time at which the output achieves the open-circuit condition and is not referenced to output voltages levels.
$\overline{WT}$ to SCB delay time	$t_{WTD}$	0			ns	<b>See diagram 4</b>
$\overline{WT}$ to SCB lead time	$t_{WTL}$	15			ns	<b>See diagram 4</b>
$\overline{WT}$ pulse width	$t_{WTP}$	10			ns	<b>See diagram 4</b>
OEA to output A access time	$t_{OAA}$			25	ns	<b>See diagram 2, 5</b>
OEB to output B access time	$t_{OBA}$			25	ns	<b>See diagram 3, 5</b>
Access time from SCA	$t_{CAA}$			25	ns	<b>See diagram 2</b>
Access time from SCB	$t_{CBA}$			25	ns	<b>See diagram 3</b>
Data input set-up time to SCB	$t_{DS}$	5			ns	<b>See diagram 5</b>
Data input hold time to SCB	$t_{DH}$	6			ns	<b>See diagram 5</b>

**AC Characteristics** (cont'd) $V_{CC} = 5\text{ V} \pm 10\%$ ;  $T_A = 0\text{ to }70\text{ }^\circ\text{C}$ 


Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Refresh period	$t_{REF}$			8	ms	Either 256 refresh cycles or read/write cycles on 212 consecutive row addresses have to be performed within the 8 ms interval to maintain data
Transition time (rise/fall)	$t_T$	2		10	ns	Transition times are measured between $V_{IH}$ and $V_{IL}$ . <b>See diagram 1</b>
L-serial clock time	$t_{SCL}$	10			ns	<b>See diagram 2</b>
H-serial clock time	$t_{SCH}$	10			ns	<b>See diagram 2</b>
Hold time from SCA	$t_{CAH}$	6			ns	<b>See diagram 2</b>
Hold time from SCB	$t_{CBH}$	6			ns	<b>See diagram 3</b>
Input capacitance (SCA, SCB)	$C_{I1}$			7	pF	$f = 1\text{ MHz}$
Input capacitance (all other pins)	$C_{I2}$			5	pF	$f = 1\text{ MHz}$
Output capacitance (SQA 0-3, SQB 0-3)	$C_Q$			7	pF	$f = 1\text{ MHz}$

## Operation Truth Table

$\overline{RE}$ Cycle $N$					$\overline{RE}$ Cycle $N + n, n = 1, 2, 3 \dots$							Operation
SCAD	SAR	SAC	Mode		$\overline{OE\overline{A}}$	$\overline{OE\overline{B}}$	SCA	SCB	$\overline{R\overline{A}}$	$\overline{R\overline{B}}$	$\overline{W\overline{T}}$	
			M0	M1								
	RA0...RA7	CA0...CA5	L	L	X	X	X	X		X	X	Read transfer from memory to shifter A
	RA0...RA7	CA0...CA5	H	L	X	X	X	X	X		X	Read transfer from memory to shifter B
	RA0...RA7	CA0...CA5	L	H	X	X	X	X	X	X		Write transfer from shifter C to memory
	X	X	H	H	X	X	X	X	X	X	X	Refresh with internal row address
X	X	X	X	X	L	X		X	X	X	X	Serial read port A
X	X	X	X	X	X	L	X		X	X	X	Serial read port B
X	X	X	X	X	X	X	X		X	X	X	Serial read port C

**Note:** X = Don't care  
 $V(TF) = V_{IL} (TF)$  or not connected

Row address, column address and mode bits have to be defined in  $\overline{RE}$  cycle  $N$  in order to become effective in  $\overline{RE}$  cycle  $N + 1$




**Diagram 1**  
**AC-Timing Measuring Conditions**









**Diagram 4**  
Write Transfer from Port C to Memory





Diagram 5




**Diagram 6**  
**Refresh with Internal Row Address**

**Application Circuit**

For best performance and operation within the specified AC parameter limits it is mandatory to use separate decoupling capacitors for  $V_{SS1}/V_{CC1}$  and  $V_{SS2}/V_{CC2}$  with  $V_{SS1}$  shorted to  $V_{SS2}$  and  $V_{CC1}$  shorted to  $V_{CC2}$  on the board as shown in figure below.

Decoupling capacitors  $C_1$  and  $C_2$  of low inductance multilayer type (at least 0.1  $\mu\text{F}$ ) should be used. To avoid malfunction or even permanent damage of the device it is strongly recommended not to use any other supply configuration.



## Typical Application

### Digital Storage of a TV Field

As standard for digital TV systems, CCIR recommendation 601 defines a field of 288 lines with 720 pixels per line.

The sampling frequency is 13.5 MHz with a resolution of 8 bit per pixel.

Information is stored in 3 different channels: one channel for luminance (Y), two channels for chrominance (U and V).

The bandwidth ratio between the different channels is either Y:U:V = 4:1:1, 4:2:2 or 4:4:4 depending on the coding method.

HDTV will have a sampling frequency of 54 MHz.

The following tables show the memory requirements for the field buffer and the number of memory chips when the SDA 9251 is used.

**Table 1**  
**Memory Requirements for the Digital TV-Field Buffer**

Y:U:V	Clock Rate		Bus Width
	13.5 MHz	54 MHz	
4:1:1	2.37 Mbit	9.49 Mbit	12 bit
4:2:2	3.16 Mbit	12.66 Mbit	16 bit
4:4:4	4.75 Mbit	18.98 Mbit	24 bit

**Table 2**  
**Number of Required Memory Devices in the Field Buffer when Using the SDA 9251**

Y:U:V	Clock Rate		Bus Width
	13.5 MHz	54 MHz	
4:1:1	3	12	12 bit
4:2:2	4	16	16 bit
4:4:4	6	24	24 bit